







Clock Source





C Source 20MHz






Button























DRAM Address MUX
 Jumper J3 selects between 16/32MBSIMMS[2-3] and 64/128MB SIMMS[1-2]


DRAM_MUX comes from the Bus Control CPLD






DRAM Data Tranceiver
 OutputEnable is always active low
 and DIR is kept active low
 signal is going from CPU to DRAM
 unless a DRAM READ

nDRAM_DATA_EN comes from the
 Control CPLD









EXP_BUS


U46

EXP_A0	A1	EXP_A0
EXP_A1	B1	EXP_A1
EXP_A2	A2	EXP_A2
EXP_A3	B2	EXP_A3
EXP_A4	A3	EXP_A4
EXP_A5	B3	EXP_A5
EXP_A6	A4	EXP_A6
EXP_A7	B4	EXP_A7
EXP_A8	A5	EXP_A8
EXP_A9	B5	EXP_A9
EXP_A10	A6	EXP_A10
EXP_A11	B6	EXP_A11
EXP_A12	A7	EXP_A12
EXP_A13	B7	EXP_A13
EXP_A14	A8	EXP_A14
EXP_A15	B8	EXP_A15
EXP_A16	A9	EXP_A16
EXP_A17	B9	EXP_A17
EXP_A18	A11	EXP_A18
EXP_A19	B11	EXP_A19
EXP_A20	A2	EXP_A20
EXP_A21	B2	EXP_A21
EXP_A22	A3	EXP_A22
EXP_A23	B3	EXP_A23
EXP_A24	A4	EXP_A24
EXP_A25	B4	EXP_A25
EXP_A26	A5	EXP_A26
EXP_A27	B5	EXP_A27
EXP_A28	A7	EXP_A28
EXP_A29	B7	EXP_A29
EXP_A30	A8	EXP_A30
EXP_A31	B8	EXP_A31

EXP_D0	C1	EXP_D0
EXP_D1	D1	EXP_D1
EXP_D2	C2	EXP_D2
EXP_D3	D2	EXP_D3
EXP_D4	C3	EXP_D4
EXP_D5	D3	EXP_D5
EXP_D6	C4	EXP_D6
EXP_D7	D4	EXP_D7
EXP_D8	C5	EXP_D8
EXP_D9	D5	EXP_D9
EXP_D10	C7	EXP_D10
EXP_D11	D7	EXP_D11
EXP_D12	C8	EXP_D12
EXP_D13	D8	EXP_D13
EXP_D14	C9	EXP_D14
EXP_D15	D9	EXP_D15
EXP_D16	C10	EXP_D16
EXP_D17	D10	EXP_D17
EXP_D18	C11	EXP_D18
EXP_D19	D11	EXP_D19
EXP_D20	C2	EXP_D20
EXP_D21	D2	EXP_D21
EXP_D22	C3	EXP_D22
EXP_D23	D3	EXP_D23
EXP_D24	C5	EXP_D24
EXP_D25	D5	EXP_D25
EXP_D26	C6	EXP_D26
EXP_D27	D6	EXP_D27
EXP_D28	C7	EXP_D28
EXP_D29	D7	EXP_D29
EXP_D30	C8	EXP_D30
EXP_D31	D8	EXP_D31

EXP_RW	A9	EXP_RW
EXP_nCPU_SIZE0	B24	nEXP_CPU_SIZE0
nEXP_CPU_SIZE1	B25	nEXP_CPU_SIZE1
EXP_CPU_CLK	B27	EXP_CPU_CLK
EXP_nSYS_RESET	B28	nEXP_SYS_RESET
EXP_nCPU_AS	A25	nEXP_CPU_AS
EXP_nDEV_WAIT	A26	nEXP_DEV_WAIT

EXP_nCACHE_CTRL	A28	nEXP_CACHE_CTRL
EXP_nDATA_EN	A27	nEXP_DATA_EN
EXP_n16BDEVCS	A20	nEXP_16BDEV
EXP_n8BDEVCS	B19	nEXP_8BDEV
EXP_n32BDEVCS	B20	nEXP_32BDEV
EXP_nINT3A	B21	nEXP_INT3A
EXP_BC_CPLD1	B26	EXP_BC_CPLD1
EXP_BC_CPLD2	B30	EXP_BC_CPLD2
EXP_nVIO_CS	A30	nEXP_VIO_CS
EXP_DM_CPLD1	A31	EXP_DM_CPLD1
EXP_DM_CPLD2	B31	EXP_DM_CPLD2
EXP_nVMEM_CS	A21	nEXP_VMEM_CS
EXP_nVIDRFSH_INT	A24	nEXP_INT2A
EXP_nINT2B	B23	nEXP_INT2B
EXP_nINT4C	B22	nEXP_INT4C
EXP_INT5A	A29	nEXP_INT5A
EXP_INT_CPLD2	B29	EXP_INT_CPLD2
EXP_nINT3B	A23	nEXP_INT3B
EXP_nINT5D	A22	nEXP_INT5D



EXP_BUS


U47

EXP_A0	A1	EXP_A0
EXP_A1	B1	EXP_A1
EXP_A2	A2	EXP_A2
EXP_A3	B2	EXP_A3
EXP_A4	A3	EXP_A4
EXP_A5	B3	EXP_A5
EXP_A6	A4	EXP_A6
EXP_A7	B4	EXP_A7
EXP_A8	A5	EXP_A8
EXP_A9	B5	EXP_A9
EXP_A10	A6	EXP_A10
EXP_A11	B6	EXP_A11
EXP_A12	A7	EXP_A12
EXP_A13	B7	EXP_A13
EXP_A14	A8	EXP_A14
EXP_A15	B8	EXP_A15
EXP_A16	A9	EXP_A16
EXP_A17	B9	EXP_A17
EXP_A18	A11	EXP_A18
EXP_A19	B11	EXP_A19
EXP_A20	A2	EXP_A20
EXP_A21	B2	EXP_A21
EXP_A22	A3	EXP_A22
EXP_A23	B3	EXP_A23
EXP_A24	A4	EXP_A24
EXP_A25	B4	EXP_A25
EXP_A26	A5	EXP_A26
EXP_A27	B5	EXP_A27
EXP_A28	A7	EXP_A28
EXP_A29	B7	EXP_A29
EXP_A30	A8	EXP_A30
EXP_A31	B8	EXP_A31

EXP_D0	C1	EXP_D0
EXP_D1	D1	EXP_D1
EXP_D2	C2	EXP_D2
EXP_D3	D2	EXP_D3
EXP_D4	C3	EXP_D4
EXP_D5	D3	EXP_D5
EXP_D6	C4	EXP_D6
EXP_D7	D4	EXP_D7
EXP_D8	C5	EXP_D8
EXP_D9	D5	EXP_D9
EXP_D10	C7	EXP_D10
EXP_D11	D7	EXP_D11
EXP_D12	C8	EXP_D12
EXP_D13	D8	EXP_D13
EXP_D14	C9	EXP_D14
EXP_D15	D9	EXP_D15
EXP_D16	C10	EXP_D16
EXP_D17	D10	EXP_D17
EXP_D18	C11	EXP_D18
EXP_D19	D11	EXP_D19
EXP_D20	C2	EXP_D20
EXP_D21	D2	EXP_D21
EXP_D22	C3	EXP_D22
EXP_D23	D3	EXP_D23
EXP_D24	C5	EXP_D24
EXP_D25	D5	EXP_D25
EXP_D26	C6	EXP_D26
EXP_D27	D6	EXP_D27
EXP_D28	C7	EXP_D28
EXP_D29	D7	EXP_D29
EXP_D30	C8	EXP_D30
EXP_D31	D8	EXP_D31

EXP_RW	A9	EXP_RW
EXP_nCPU_SIZE0	B24	nEXP_CPU_SIZE0
nEXP_CPU_SIZE1	B25	nEXP_CPU_SIZE1
EXP_CPU_CLK	B27	EXP_CPU_CLK
EXP_nSYS_RESET	B28	nEXP_SYS_RESET
EXP_nCPU_AS	A25	nEXP_CPU_AS
EXP_nDEV_WAIT	A26	nEXP_DEV_WAIT

EXP_nCACHE_CTRL	A28	nEXP_CACHE_CTRL
EXP_nDATA_EN	A27	nEXP_DATA_EN
EXP_n16BDEVCS	A20	nEXP_16BDEV
EXP_n8BDEVCS	B19	nEXP_8BDEV
EXP_n32BDEVCS	B20	nEXP_32BDEV
EXP_nINT3A	B21	nEXP_INT3A
EXP_BC_CPLD1	B26	EXP_BC_CPLD1
EXP_BC_CPLD2	B30	EXP_BC_CPLD2
EXP_nVIO_CS	A30	nEXP_VIO_CS
EXP_DM_CPLD1	A31	EXP_DM_CPLD1
EXP_DM_CPLD2	B31	EXP_DM_CPLD2
EXP_nVMEM_CS	A21	nEXP_VMEM_CS
EXP_nVIDRFSH_INT	A24	nEXP_INT2A
EXP_nINT2B	B23	nEXP_INT2B
EXP_nINT4C	B22	nEXP_INT4C
EXP_INT5A	A29	nEXP_INT5A
EXP_INT_CPLD2	B29	EXP_INT_CPLD2
EXP_nINT3B	A23	nEXP_INT3B
EXP_nINT5D	A22	nEXP_INT5D




U48



EXP_A0	A1	EXP_A0
EXP_A1	B1	EXP_A1
EXP_A2	A2	EXP_A2
EXP_A3	B2	EXP_A3
EXP_A4	A3	EXP_A4
EXP_A5	B3	EXP_A5
EXP_A6	A4	EXP_A6
EXP_A7	B4	EXP_A7
EXP_A8	A5	EXP_A8
EXP_A9	B5	EXP_A9
EXP_A10	A6	EXP_A10
EXP_A11	B6	EXP_A11
EXP_A12	A7	EXP_A12
EXP_A13	B7	EXP_A13
EXP_A14	A8	EXP_A14
EXP_A15	B8	EXP_A15
EXP_A16	A9	EXP_A16
EXP_A17	B9	EXP_A17
EXP_A18	A11	EXP_A18
EXP_A19	B11	EXP_A19
EXP_A20	A2	EXP_A20
EXP_A21	B2	EXP_A21
EXP_A22	A3	EXP_A22
EXP_A23	B3	EXP_A23
EXP_A24	A4	EXP_A24
EXP_A25	B4	EXP_A25
EXP_A26	A5	EXP_A26
EXP_A27	B5	EXP_A27
EXP_A28	A7	EXP_A28
EXP_A29	B7	EXP_A29
EXP_A30	A8	EXP_A30
EXP_A31	B8	EXP_A31

EXP_D0	C1	EXP_D0
EXP_D1	D1	EXP_D1
EXP_D2	C2	EXP_D2
EXP_D3	D2	EXP_D3
EXP_D4	C3	EXP_D4
EXP_D5	D3	EXP_D5
EXP_D6	C4	EXP_D6
EXP_D7	D4	EXP_D7
EXP_D8	C5	EXP_D8
EXP_D9	D5	EXP_D9
EXP_D10	C7	EXP_D10
EXP_D11	D7	EXP_D11
EXP_D12	C8	EXP_D12
EXP_D13	D8	EXP_D13
EXP_D14	C9	EXP_D14
EXP_D15	D9	EXP_D15
EXP_D16	C10	EXP_D16
EXP_D17	D10	EXP_D17
EXP_D18	C11	EXP_D18
EXP_D19	D11	EXP_D19
EXP_D20	C2	EXP_D20
EXP_D21	D2	EXP_D21
EXP_D22	C3	EXP_D22
EXP_D23	D3	EXP_D23
EXP_D24	C5	EXP_D24
EXP_D25	D5	EXP_D25
EXP_D26	C6	EXP_D26
EXP_D27	D6	EXP_D27
EXP_D28	C7	EXP_D28
EXP_D29	D7	EXP_D29
EXP_D30	C8	EXP_D30
EXP_D31	D8	EXP_D31

EXP_RW	A9	EXP_RW
EXP_nCPU_SIZE0	B24	nEXP_CPU_SIZE0
nEXP_CPU_SIZE1	B25	nEXP_CPU_SIZE1
EXP_CPU_CLK	B27	EXP_CPU_CLK
EXP_nSYS_RESET	B28	nEXP_SYS_RESET
EXP_nCPU_AS	A25	nEXP_CPU_AS
EXP_nDEV_WAIT	A26	nEXP_DEV_WAIT

EXP_nCACHE_CTRL	A28	nEXP_CACHE_CTRL
EXP_nDATA_EN	A27	nEXP_DATA_EN
EXP_n16BDEVCS	A20	nEXP_16BDEV
EXP_n8BDEVCS	B19	nEXP_8BDEV
EXP_n32BDEVCS	B20	nEXP_32BDEV
EXP_nINT3A	B21	nEXP_INT3A
EXP_BC_CPLD1	B26	EXP_BC_CPLD1
EXP_BC_CPLD2	B30	EXP_BC_CPLD2
EXP_nVIO_CS	A30	nEXP_VIO_CS
EXP_DM_CPLD1	A31	EXP_DM_CPLD1
EXP_DM_CPLD2	B31	EXP_DM_CPLD2
EXP_nVMEM_CS	A21	nEXP_VMEM_CS
EXP_nVIDRFSH_INT	A24	nEXP_INT2A
EXP_nINT2B	B23	nEXP_INT2B
EXP_nINT4C	B22	nEXP_INT4C
EXP_INT5A	A29	nEXP_INT5A
EXP_INT_CPLD2	B29	EXP_INT_CPLD2
EXP_nINT3B	A23	nEXP_INT3B
EXP_nINT5D	A22	nEXP_INT5D





nEXP_DATA_EN:
0 = B->A EXP drives CPU
1 = A->B CPU drives EXP

