# JEDEC STANDARD

# **DDR2 SDRAM SPECIFICATION**

**JESD79-2B** 

(Revision of JESD79-2A)

January 2005

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION





#### **NOTICE**

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Council level and subsequently reviewed and approved by the EIA General Counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an EIA standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC Solid State Technology Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834, (703)907-7559 or www.jedec.org.

Published by
©JEDEC Solid State Technology Association 2005
2500 Wilson Boulevard
Arlington, VA 22201-3834

This document may be downloaded free of charge, however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

Price: Please refer to the current
Catalog of JEDEC Engineering Standards and Publications or call Global Engineering
Documents, USA and Canada (1-800-854-7179), International (303-397-7956)

Printed in the U.S.A. All rights reserved

PLEASE!

DON'T VIOLATE THE LAW!

This document is copyrighted by the Electronic Industries Alliance and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association 2500 Wilson Boulevard Arlington, Virginia 22201-3834 or call (703) 907-7559

1 Pa	ackage pinout & addressing	
1.1	DDR2 SDRAM package ballout	. 1
1.2	Input/output functional description	. 6
1.3	DDR2 SDRAM addressing	
2 F	unctional description	
2.1	Simplified state diagram	
2.2	Basic functionality	
2.3	Power-up and initialization	
2.3.1	Power-up and initialization sequence	
2.4	Programming the mode and extended mode registers	
2.4.1	DDR2 SDRAM mode register set (MRS)	
2.4.2	DDR2 SDRAM extended mode register set (EMRS)	
2.4.3	Off-chip driver (OCD) impedance adjustment	
2.4.4	ODT (on die termination)	
2.5	Bank activate command	
2.6	Read and write access modes	21
2.6.1	Posted CAS	
2.6.2	Burst mode operation	22
2.6.3	Burst read command	23
2.6.4	Burst write operation	26
2.6.5	Write data mask	29
2.7	Precharge operation	30
2.7.1	Burst read operation followed by precharge	
2.7.2	Burst write followed by precharge	
2.8	Auto precharge operation	
2.8.1	Burst read with auto precharge	
2.8.2	Burst write with auto precharge	
2.9	Refresh command	
2.10	Self refresh operation	
2.11	Power-down	
2.13	Input clock frequency change during pecharge power down	
2.14	No operation command	
	Deselect command	
3 Tı	ruth tables	
3.1	Command truth table	46
3.2	Clock enable truth table	47
3.3	Data mask truth table	48
4 Δ	bsolute maximum DC ratings	48
5 A	C & DC operating conditions	49
Figure	es	
1 D	DR2 SDRAM x4 ballout using MO-207	. 1
	DR2 SDRAM x8 ballout using MO-207	
3 D	DR2 SDRAM x16 ballout using MO-207	. 3
	tacked/dual-die DDR2 SDRAM x4 ballout using MO-242.	
	tacked/dual-die DDR2 SDRAM x8 ballout using MO-242	
	DR2 SDRAM simplified state diagram	
	nitialization sequence after power up	
	DR2 SDRAM mode register set (MRS)	
ט ט	Dita ODI VIVI III OGO TOGISTO OGT (IVII O)	

Fig	ures	
9	EMRS(1) programming	12
10	EMRS(2) programming	13
11	EMRS(3) programming: reserved	14
12	OCD impedance adjustment	14
	OCD adjust mode	
14	OCD drive mode	16
	Functional representation of ODT	
	ODT timing for active/standby mode	
	ODT timing for power-down mode	
	ODT timing mode switch at entering power-down mode	
	ODT timing mode switch at exiting power-down mode	
	Bank activate command cycle: tRCD = 3, AL = 2, tRP = 3, tRRD = 2, tCCD = 2	
	Example 1: Read followed by a write to the same bank,	
	where AL = 2 and CL = 3, RL = (AL + CL) = 5, WL = (RL - 1) = 4, BL = 4	22
22	Example 2: Read followed by a write to the same bank,	
	where AL = 0 and CL = 3, RL = (AL + CL) = 3, WL = (RL - 1) = 2, BL = 4	22
23	Data output (read) timing	
	Burst read operation: RL = 5 (AL = 2, CL = 3, BL = 4)	
	Burst read operation: RL = 3 (AL = 0 and CL = 3, BL = 8)	
	Burst read followed by burst write: RL = 5, WL = (RL-1) = 4, BL = 4	
	Seamless burst read Operation: RL = 5, AL = 2, and CL = 3, BL = 4	
	Read burst interrupt timing example: (CL=3, AL=0, RL=3, BL=8)	
	Data input (write) timing	
	Burst write operation: RL = 5, WL = 4, tWR = 3 (AL=2, CL=3), BL = 4	
	Burst write operation: RL = 3, WL = 2, tWR = 2 (AL=0, CL=3), BL = 4	
	Burst write followed by burst read: RL = 5 (AL=2, CL=3), WL = 4, tWTR = 2, BL = 4	
	Seamless burst write operation: RL = 5, WL = 4, BL = 4	
	Write burst interrupt timing example: (CL=3, AL=0, RL=3, WL=2, BL=8)	
	Write data mask	
36	Example 1: Burst read operation followed by precharge:	
	RL = 1, CL = 3, BL = 4, tRTP <= 2 clocks	31
37	Example 2: Burst read operation followed by precharge:	
	RL = 4, AL = 1, CL = 3, BL = 8, tRTP <= 2 clocks	32
38	Example 3: Burst read operation followed by precharge:	
	RL = 5, AL = 2, CL = 3, BL = 4, tRTP <= 2 clocks	32
39	Example 4: Burst read operation followed by precharge:	
	RL = 6, AL = 2, CL = 4, BL = 4, tRTP <= 2 clocks	33
40	Example 5: Burst read operation followed by precharge:	
	RL = 4, AL = 0, CL = 4, BL = 8, tRTP > 2 clocks	33
41	Example 1: Burst write followed by precharge: WL = (RL-1) =3	34
42	Example 2: Burst write followed by precharge: WL = (RL-1) = 4	34
43	Example 1: Burst read operation with auto precharge:	
	RL = 4, AL = 1, CL = 3, BL = 8, tRTP <= 2 clocks	35
44	Example 2: Burst read operation with auto precharge:	
	RL = 4, AL = 1, CL = 3, BL = 4, tRTP > 2 clocks	36
45	Example 3: Burst read with auto precharge	
	followed by an activation to the same bank (tRC Limit):	
	RL = 5 (AL = 2, CL = 3, internal tRCD = 3, BL = 4, tRTP <= 2 clocks)	36
46	Example 4: Burst read with auto precharge	
	followed by an activation to the same bank (tRP Limit):	
	RL = 5 (AL = 2, CL = 3, internal tRCD = 3, BL = 4, tRTP <= 2 clocks)	37

Fig	ures	
47	Burst write with auto-precharge (tRC Limit): WL = 2, tWR =2, BL = 4, tRP=3	37
48		
49	Refresh command	
50	Self refresh operation	40
51	Basic Power down entry and exit timing diagram	41
52	Example 1 of CKE intensive environment	41
53	Example 2 of CKE intensive environment	41
	Read to power-down entry	
	Read with autoprecharge to power down-entry	
	Write to power-down entry	
	Write with autoprecharge to power down-entry	
	Refresh command to power down entry	
59	Active command to power down entry	44
	Precharge/precharge-all command to power-down entry	
61	,	
	Asynchronous CKE low event	
	Clock frequency change in precharge power-down mode	
	AC input test signal waveform	
	Differential signal levels	
	AC overshoot and undershoot definition for address and control pins	
	AC overshoot and undershoot definition for clock, data, strobe, and mask pins	
	Output slew rate load	
	DDR2 default pulldown characteristics for full strength driver	
	DDR2 default pullup characteristics for full strength output driver	
	DDR2 default pulldown characteristics for reduced strength drive	
	DDR2 default pullup characteristics for reduced strength driver	
	Slew rate test load	
7 <del>4</del> 75		
	Data output (read) timing	
77		
	Illustration of nominal slew rate for tDS (single-ended DQS)	
	Illustration of tangent line for tDS (differential DQS, DQS)	
80	Illustration of tangent line for tDS (single-ended DQS)	78
81	Illustration of nominal slew rate for tDH (differential DQS, DQS)	
	Illustration of nominal slew rate for tDH (single-ended DQS)	
	Illustration of tangent line for tDH (differential DQS, DQS)	
	Illustration of tangent line for tDH (single-ended DQS)	
	Illustration of nominal slew rate for tIS	
	Illustration of tangent line for tIS	
	Illustration of nominal slew rate for tIH	
	Illustration of tangent line for tIH	
	Method for calculating transitions and endpoints	
	Differential input waveform timing – tDS and tDH	
	Differential input waveform timing – tIS and tIH	
Tal	bles	
1	Pin descriptions	6
2	256Mb addressing	7
3	512Mb addressing	
4	1Gb addressing	7

Tak	ples	
5	2Gb addressing	7
6	4 Gb addressing	8
7	OCD drive mode program	15
8	OCD adjust mode program	15
9	Burst length and sequence	23
10	Bank selection for precharge by address bits	30
11	Precharge & auto precharge clarification	38
12	Command truth table.	46
13	Clock enable (CKE) truth table for synchronous transitions	47
14	DM truth table	
15	Absolute maximum DC ratings	49
16	Recommended DC operating conditions (SSTL_1.8)	49
17	Operating temperature condition	49
18	ODT DC electrical characteristics	50
19	Input DC logic level	50
20	Input AC logic level	51
21	AC Input test conditions	51
22	Differential Input AC logic level	51
23	Differential AC output parameters	52
24	AC overshoot/undershoot specification for address and control pins	
	A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT	52
25	AC overshoot/undershoot specification for clock, data, strobe, and mask pins	
	DQ, DQS, DM, CK, CK	53
26	Characteristics for input only pins with clamps	54
27	Output AC test conditions	54
28	Output DC current drive	55
29	OCD default characteristics	55
30	Full strength default pulldown driver characteristics	56
31	Full strength default pullup driver characteristics	58
32	Reduced strength default pulldown driver characteristics	59
33	Reduced strength default pullup driver characteristics	60
34	Full strength calibrated pulldown driver characteristics	61
35	Full strength calibrated pullup driver characteristics	61
36	IDD specification parameters and test conditions	62
37	IDD testing parameters	64
38	Input/output capacitance	65
39	Refresh parameters by device density	65
	DDR2 SDRAM standard speed bins and tRCD, tRP and tRC for corresponding bin	
41	Timing parameters by speed grade (DDR2-400 and DDR2-533)	66
42	Timing parameters by speed grade (DDR2-667 and DDR2-800)	69
43	DQS, DQS differential slew rate	73
	DQS single-ended slew rate	
45	Derating values for DDR2-400, DDR2-533	
46	Derating values for DDR2-667, DDR2-800	84
Δnı	nex A (informative)differences between JESD79-2 and JESD79-2A	92

bal

Variation DM-z with support

#### 1 Package pinout & addressing

#### 1.1 DDR2 SDRAM package ballout

(Top view: see balls through package)




Figure 1 — DDR2 SDRAM x4 ballout using MO-207

Α

В

С

D

Ε

F

G

Н

J

Κ

Variation DJ-z without support balls

#### 1 Package pinout & addressing (cont'd)

#### 1.1 DDR2 SDRAM package ballout (cont'd)

(Top view: see balls through package) 2 4 5 6 8 9 1 3 7 NC NC NC NC Α В С D VDD NU/RDQS **VSS VSSQ** DQS **VDDQ** Ε Variation DM-z with support balls F DM/RDQS DQ6 **VSSQ** DQS **VSSQ** DQ7 G **VDDQ** DQ1 **VDDQ VDDQ** DQ0 **VDDQ** Н DQ4 **VSSQ** DQ3 DQ2 **VSSQ** DQ5 **VDDL VREF VSS VSSDL** CK VDD J K WE CKE RAS CK ODT NC, BA2 CAS CS L BA0 BA1 М A10/AP **VDD** Α1 A2 A0 Ν **VSS** А3 A5 A6 A4 Р Α7 Α9 A11 Α8 **VSS** R VDD A12 NC, A14 NC, A15 NC, A13 Т U

> ٧ W

NC

NC

Variation DM-z (x4/x8)

NC NOTE 1 B1, B9, D1, D9 = NC for x4 organization.

NOTE 2 Pins B3 and A2 have identical capacitance as pins B7 and A8.

NC

NOTE 3 For a Read, when enabled, strobe pair RDQS & RDQS are identical in function and timing to strobe pair DQS & DQS and input masking function is disabled.

NOTE 4 The function of DM or RDQS/RDQS is enabled by EMRS command.


NOTE 5 VDDL and VSSDL are power and ground for the DLL. It is recommended that they be isolated on the device from

VDD, VDDQ, VSS, and VSSQ

with support balls 1 2 3 4 5 6 7 8 9 Variation DJ-z (x4 x8) 1 2 3 4 5 6 7 8 9 A000+++000 B000+++000 c000+++000 D000+++000 E000+++000 F+00+++000 GOOO+++00 H+00+++000 1**000+++00**+ K+00+++000 L000+++00+ Populated ball

Figure 2 — DDR2 SDRAM x8 ballout using MO-207

#### 1.1 DDR2 SDRAM package ballout (cont'd)



NOTE VDDL and VSSDL are power and ground for the DLL. It is recommended that they be isolated on the device from VDD, VDDQ, VSS, and VSSQ.

Variation DL-z (x16)





Figure 3 — DDR2 SDRAM x16 ballout using MO-207

#### 1.1 DDR2 SDRAM package ballout (cont'd)



NOTE This stacked ballot is intended for use only in stacked packages, and does not apply to any non-stacked package. This document (JESD79-2) focuses on non-stacked single-die devices, except for the stacked ballout diagrams in Figures 4 and 5.





Figure 4 — Stacked/dual-die DDR2 SDRAM x4 ballout using MO-242.

#### 1.1 DDR2 SDRAM package ballout (cont'd)



NOTE This stacked ballot is intended for use only in stacked packages, and does not apply to any non-stacked package. This document (JESD79-2) focuses on non-stacked single-die devices, except for the stacked ballout diagrams in Figures 4 and 5...




Figure 5 — Stacked/dual-die DDR2 SDRAM x8 ballout using MO-242

# 1.2 Input/output functional description

Table 1 — Pin descriptions

Symbol	Туре	Function		
CK, CK	Input	Clock: CK and CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to		
OR, OR	mput	the crossings of CK and CK (both directions of crossing).		
CKE	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self refresh exit. After VREF has become stable during the power on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF must be maintained to this input. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self refresh.		
<del>CS</del>	Input			
ODT	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS, RDQS, RDQS, and DM signal for x4/x8 configurations. For x16 configuration ODT is applied to each DQ, UDQS/UDQS, LDQS/LDQS, UDM, and LDM signal. The ODT pin will be ignored if the Extended Mode Register (EMRS(1)) is programmed to disable ODT.		
RAS, CAS, WE	Input	<b>Command Inputs:</b> $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ (along with $\overline{CS}$ ) define the command being entered.		
DM (UDM), (LDM)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For x8 device, the function of DM or RDQS/RDQS is enabled by EMRS command.		
BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied (For 256Mb and 512Mb, BA2 is not applied). Bank address also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.		
A0 - A15	Input	Address Inputs: Provided the row address for Active commands and the column address and Auto Precharge bit for Read/Write commands to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0 - BA2. The address inputs also provide the op-code during Mode Register Set commands.		
DQ	Input/Output	Data Input/ Output: Bi-directional data bus.		
	·	<b>Data Strobe:</b> output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, LDQS corresponds to the data on DQ0-DQ7; UDQS corresponds to the data on DQ8-DQ15. For the x8, an RDQS option using DM pin can be enabled via the EMRS(1) to simplify read timing. The data strobes DQS, LDQS, UDQS, and RDQS may be used in single ended mode or paired with optional complementary signals DQS, LDQS, UDQS, and RDQS to provide differential pair signaling to the system during both reads and writes. An EMRS(1) control bit enables or disables all complementary data strobe signals.		
DQS, ( <u>DQS</u> ) (UDQS), ( <u>UDQS</u> ) (LDQS), ( <u>LDQS</u> ) (RDQS), (RDQS)	Input/Output	In this data sheet, "differential DQS signals" refers to any of the following with A10 = 0 of EMRS(1)		
NC		No Connect: No internal electrical connection is present.		
$V_{\mathrm{DDQ}}$	Supply	DQ Power Supply: 1.8V +/- 0.1V		
V <sub>SSQ</sub>	Supply	DQ Ground		
V <sub>DDL</sub>	Supply	DLL Power Supply: 1.8V +/- 0.1V		
V <sub>SSDL</sub>	Supply	DLL Ground		
		l		

# 1.2 Input/output functional description (cont'd)

# Table 1 — Pin descriptions (cont'd)

Symbol	Туре	Function
$V_{DD}$	Supply	Power Supply: 1.8V +/- 0.1V
V <sub>SS</sub>	Supply	Ground
$V_{REF}$	Supply	Reference voltage

# 1.3 DDR2 SDRAM addressing

# Table 2 — 256Mb addressing

Configuration	64Mb x4	32Mb x 8	16Mb x16
# of Banks	4	4	4
Bank Address	BA0,BA1	BA0,BA1	BA0,BA1
Auto precharge	A10/AP	A10/AP	A10/AP
Row Address	A0 - A12	A0 - A12	A0 - A12
Column Address	A0 - A9,A11	A0 - A9	A0 - A8
Page size*1	1 KB	1 KB	1 KB

# Table 3 — 512Mb addressing

Configuration	128Mb x4	64Mb x 8	32Mb x16
# of Banks	4	4	4
Bank Address	BA0,BA1	BA0,BA1	BA0,BA1
Auto precharge	A10/AP	A10/AP	A10/AP
Row Address	A0 - A13	A0 - A13	A0 - A12
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size *1	1 KB	1 KB	2 KB

# Table 4 — 1Gb addressing

Configuration	256Mb x4	128Mb x 8	64Mb x16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
Row Address	A0 - A13	A0 - A13	A0 - A12
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size *1	1 KB	1 KB	2 KB

# Table 5 — 2Gb addressing

Configuration	512Mb x4	256Mb x 8	128Mb x16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
Row Address	A0 - A14	A0 - A14	A0 - A13
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size *1	1 KB	1 KB	2 KB

# 1.3 Input/output functional description (cont'd)

Table 6 — 4 Gb addressing

Configuration	1 Gb x4	512Mb x 8	256Mb x16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 -BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
Row Address	A0 - A15	A0 - A15	A0 - A14
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size *1	1 KB	1 KB	2 KB

NOTE Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

page size =  $2^{\text{COLBITS}} * \text{ORG} \div 8$ 


where

COLBITS = the number of column address bits

ORG = the number of I/O (DQ) bits

#### 2 Functional description

#### 2.1 Simplified state diagram



NOTE Use caution with this diagram. It is indented to provide a floorplan of the possible state transitions and the commands to control them, not all details. In particular situations involving more than one bank, enabling/disabling on-die termination, Power Down entry/exit - among other things - are not captured in full detail.

Figure 6 — DDR2 SDRAM simplified state diagram

#### 2 Functional description (cont'd)

#### 2.2 Basic functionality

Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue for a burst length of four or eight in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the active command are used to select the bank and row to be accessed (BA0-BA2 select the bank; A0-A15 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access and to determine if the auto precharge command is to be issued.

Prior to normal operation, the DDR2 SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

#### 2.3 Power-up and initialization

DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.

For DDR2 SDRAMs, both bits BA0 and BA1 must be decoded for Mode/Extended Mode Register Set commands. Users must initialize all four Mode Registers. The registers may be initialized in any order.

#### 2.3.1 Power-up and initialization sequence

The following sequence is required for POWER UP and Initialization.

- a) Apply power and attempt to maintain CKE below 0.2\*VDDQ and ODT<sup>\*1</sup> at a low state (all other inputs may be undefined.) The power voltage ramp time must be no greater than 20mS; and during the ramp, VDD>VDDQ> and VDD-VDDQ<0.3 volts.
  - VDD, VDDL and VDDQ are driven from a single power converter output, AND
  - VTT is limited to 0.95 V max, AND
  - Vref tracks VDDQ/2.

or

- Apply VDD without any slope reversal before or at the same time as VDDL.
- Apply VDDL without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.
  - at least one of these two sets of conditions must be met.
- b) Start clock and maintain stable condition.
- c) For the minimum of 200 us after stable power and clock (CK,  $\overline{CK}$ ), then apply NOP or deselect & take CKE high.
- d) Wait minimum of 400ns then issue precharge all command. NOP or deselect applied during 400ns period.
- e) Issue EMRS(2) command. (To issue EMRS(2) command, provide "Low" to BA0 and BA2, "High" to BA1.)
- f) Issue EMRS(3) command. (To issue EMRS(3) command, provide "Low" to BA2, "High" to BA0 and BA1.)
- g) Issue EMRS to enable DLL. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1-2 and A13~A15.)
- h) Issue a Mode Register Set command for "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2, and A13~15.)
- i) Issue precharge all command.
- j) Issue 2 or more auto-refresh commands.
- k) Issue a mode register set command with low to A8 to initialize device operation. (i.e. to program operating parameters without resetting the DLL.)
- l) At least 200 clocks after step 8, execute OCD Calibration (Off Chip Driver impedance adjustment). If OCD calibration is not used, EMRS OCD Default command (A9=A8=A7=1) followed by EMRS OCD Calibration Mode Exit command (A9=A8=A7=0) must be issued with other operating parameters of EMRS.
- m) The DDR2 SDRAM is now ready for normal operation.
  - \*1) To guarantee ODT off, VREF must be valid and a low level must be applied to the ODT pin.

#### 2.3 Power-up and initialization (cont'd)

#### 2.3.1 Power-up and initialization sequence (cont'd)




Figure 7 — Initialization sequence after power up

### 2.4 Programming the mode and extended mode registers


For application flexibility, burst length, burst type,  $\overline{CAS}$  latency, DLL reset function, write recovery time (tWR) are user defined variables and must be programmed with a Mode Register Set (MRS) command. Additionally, DLL disable function, driver impedance, additive CAS latency, ODT (On Die Termination), single-ended strobe, and OCD (off chip driver impedance adjustment) are also user defined variables and must be programmed with an Extended Mode Register Set (EMRS) command. Contents of the Mode Register (MR) or Extended Mode Registers (EMR(#)) can be altered by re-executing the MRS and EMRS Commands. If the user chooses to modify only a subset of the MRS or EMRS variables, all variables must be redefined when the MRS or EMRS commands are issued.

MRS, EMRS and Reset DLL do not affect array contents, which means reinitialization including those can be executed any time after power-up without affecting array contents.

#### 2.4.1 DDR2 SDRAM mode register set (MRS)

The mode register stores the data for controlling the various operating modes of DDR2 SDRAM. It controls  $\overline{CAS}$  latency, burst length, burst sequence, test mode, DLL reset, tWR and various vendor specific options to make DDR2 SDRAM useful for various applications. The default value of the mode register is not defined, therefore the mode register must be written after power-up for proper operation. The mode register is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , BA0 and BA1, while controlling the state of address pins A0 ~ A15. The DDR2 SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register. The mode register set command cycle time (tMRD) is required to complete the write operation to the mode register. The mode register contents can be changed using the same command and clock cycle requirements during normal operation as long as all banks are in the precharge state. The mode register is divided into various fields depending on functionality. Burst length is defined by A0 ~ A2 with options of 4 and 8 bit burst lengths. The burst length decodes are compatible with DDR SDRAM. Burst address sequence type is defined by A3,  $\overline{CAS}$  latency is defined by A4 ~ A6. The DDR2 doesn't support half clock latency mode. A7 is used for test mode. A8 is used for DLL reset. A7 must be set to low for normal MRS operation. Write recovery time tWR is defined by A9 ~ A11. Refer to the table for specific codes.

#### 2.4.1 DDR2 SDRAM mode register set (cont'd)



NOTE 1 BA2 and A13~A15 are reserved for future use and must be programmed to 0 when setting the mode register.

NOTE 2 WR (write recovery for autoprecharge) min is determined by tCK max and WR max is determined by tCK min WR in clock cycles is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer (WR[cycles] = tWR(ns)/tCK(ns)). The mode register must be programmed to this value. This is also used with tRP to determine tDAL.

Figure 8 — DDR2 SDRAM mode register set (MRS)

#### 2.4.2 DDR2 SDRAM extended mode register set (EMRS)

#### 2.4.2.1 EMRS(1)


The extended mode register(1) stores the data for enabling or disabling the DLL, output driver strength, additive latency, ODT,  $\overline{DQS}$  disable, OCD program, RDQS enable. The default value of the extended mode register(1) is not defined, therefore the extended mode register(1) must be written after power-up for proper operation. The extended mode register(1) is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , high on BA0 and low on BA1, while controlling the states of address pins A0 ~ A15. The DDR2 SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register(1). The mode register set command cycle time (tMRD) must be satisfied to complete the write operation to the extended mode register(1). Extended mode register(1) contents can be changed using the same command and clock cycle requirements during normal operation as long as all banks are in the precharge state. A0 is used for DLL enable or disable. A1 is used for enabling a half strength output driver. A3~A5 determines the additive latency, A7~A9 are used for OCD control, A10 is used for  $\overline{DQS}$  disable and A11 is used for RDQS enable. A2 and A6 are used for ODT setting.

#### 2.4.2.2 DLL enable/disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled (and subsequently reset), 200 clock cycles must occur before a Read command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tAC or tDQSCK parameters.

#### 2.4.2 DDR2 SDRAM extended mode register set (EMRS) (cont'd)

#### 2.4.2.3 EMRS(1) programming



NOTE 1 BA2 and A13~A15 are reserved for future use and must be programmed to 0 when setting the mode register.


Figure 9 — EMRS(1) programming

#### 2.4.2 DDR2 SDRAM extended mode register set (EMRS) (cont'd)

#### 2.4.2.4 EMRS(2)

The extended mode register(2) controls refresh related features. The default value of the extended mode register(2) is not defined, therefore the extended mode register(2) must be written after power-up for proper operation. The extended mode register(2) is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , high on BA1 and low on BA0, while controlling the states of address pins A0 ~ A15. The DDR2 SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register(2). The mode register set command cycle time (tMRD) must be satisfied to complete the write operation to the extended mode register(2). Mode register contents can be changed using the same command and clock cycle requirements during normal operation as long as all banks are in the precharge state.

#### 2.4.2.5 EMRS(2) programming



A2	A1	A0	Partial Array Self Refresh for 8 Banks
0	0	0	Full array
0	0	1	Half Array(BA[2:0]=000,001,010,&011)
0	1	0	Quarter Array(BA[2:0]=000&001)
0	1	1	1/8th array (BA[2:0] = 000)
1	0	0	3/4 array(BA[2:0]=010,011,100,101,110,&111)
1	0	1	Half array(BA[2:0]=100,101,110,&111)
1	1	0	Quarter array(BA[2:0]=110&111)
1	1	1	1/8th array(BA[2:0]=111)

	A2	A1	A0	Partial Array Self Refresh for 4 Banks	
	0	0	0	Full array	
	0	0	1	Half Array(BA[1:0]=00&01)	
	0	1	0	Quarter Array(BA[1:0]=00)	
	0	1	1	Not defined	
	1	0	0	3/4 array(BA[1:0]=01, 10&11)	
Ī	1	0	1	Half array(BA[1:0]=10&11)	
Ī	1	1	0	Quarter array(BA[1:0]=11)	
	1	1	1	Not defined	

NOTE 1 The rest bits in EMRS(2) is reserved for future use and all bits in EMRS(2) except A0 - A2, A7, BA0 and BA1 must be programmed to 0 when setting the extended mode register(2) during initialization.

NOTE 2 Due to the migration natural, user needs to ensure the DRAM part supports higher than 85°C Tcase temperature self-refresh entry. JEDEC standard DDR2 SDRAM Module user can look at DDR2 SDRAM Module SPD field Byte 49 bit [0]. If the high temperature self-refresh mode is supported then controller can set the EMSR2 [A7] bit to enable the self-refresh rate in case of higher than 85°C temperature self-refresh operation. For the loose part user, please refer to DRAM Manufacturer's part number and specification to check the high temperature self-refresh rate availability.

NOTE 3 Optional in DDR2 SDRAM. If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified location will be lost if self refresh is entered. Data integrity will be maintained if tREF conditions are met and no Self Refresh command is issued.

Figure 10 — EMRS(2) programming

#### 2.4.2 DDR2 SDRAM extended mode register set (EMRS) (cont'd)

#### 2.4.2.6 EMRS(3) programming

BA <sub>2</sub> B	3A1	BA <sub>0</sub>	A15 ~ A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	Аз	A2	<b>A</b> 1	A <sub>0</sub>	Address Field
$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\overline{}$	$\downarrow$												
0*1	1	1						0*1									Extended Mode Register(3)

NOTE All bits in EMRS(3) except BA0 and BA1 are reserved for future use and must be programmed to 0 when setting the mode register during initialization.

Figure 11 — EMRS(3) programming: reserved

#### 2.4.3 Off-chip driver (OCD) impedance adjustment

DDR2 SDRAM supports driver calibration feature and the flow chart in Figure 12 is an example of sequence. Every calibration mode command should be followed by "OCD calibration mode exit" before any other command being issued. MRS should be set before entering OCD impedance adjustment and ODT (On Die Termination) should be carefully controlled depending on system environment.




Figure 12 — OCD impedance adjustment

#### 2.4.3.1 Extended mode register set for OCD impedance adjustment

OCD impedance adjustment can be done using the following EMRS mode. In drive mode all outputs are driven out by DDR2 SDRAM and drive of RDQS is dependent on EMRS bit enabling RDQS operation. In Drive(1) mode, all DQ, DQS (and RDQS) signals are driven high and all  $\overline{DQS}$  signals are driven low. In drive(0) mode, all DQ, DQS (and RDQS) signals are driven low and all  $\overline{DQS}$  signals are driven high. In adjust mode, BL = 4 of operation code data must be used. In case of OCD calibration default, output driver characteristics have a nominal impedance value of 18 ohms during nominal temperature and voltage conditions. Output driver characteristics for OCD calibration

# 2.4.3 DDR2 SDRAM extended mode register set (EMRS) (cont'd) 2.4.3.1 Extended mode register set for OCD impedance adjustment

default are specified in Table 7. OCD applies only to normal full strength output drive setting defined by EMRS(1) and if half strength is set, OCD default output driver characteristics are not applicable. When OCD calibration adjust mode is used, OCD default output driver characteristics are not applicable. After OCD calibration is completed or driver strength is set to default, subsequent EMRS commands not intended to adjust OCD characteristics must specify A9-A7 as '000' in order to maintain the default or calibrated value.

A9	A8	A7	Operation
0	0	0	OCD calibration mode exit
0	0	1	Drive(1) DQ, DQS, (RDQS) high and DQS low
0	1	0	Drive(0) DQ, DQS, (RDQS) low and DQS high
1	0	0	Adjust mode
1	1	1	OCD calibration default

Table 7 — OCD drive mode program

#### 2.4.3.2 OCD impedance adjust

To adjust output driver impedance, controllers must issue the ADJUST EMRS command along with a 4bit burst code to DDR2 SDRAM as in Table 8. For this operation, Burst Length has to be set to BL = 4 via MRS command before activating OCD and controllers must drive this burst code to all DQs at the same time. DT0 in table X means all DQ bits at bit time 0, DT1 at bit time 1, and so forth. The driver output impedance is adjusted for all DDR2 SDRAM DQs simultaneously and after OCD calibration, all DQs of a given DDR2 SDRAM will be adjusted to the same driver strength setting. The maximum step count for adjustment is 16 and when the limit is reached, further increment or decrement code has no effect. The default setting may be any step within the 16 step range. When Adjust mode command is issued, AL from previously set value must be applied

4bit bu	ırst code	inputs to	all DQs	Operation		
Dто	DT1	<b>D</b> т2	Dтз	Pull-up driver strength	Pull-down driver strength	
0	0	0	0	NOP (No operation)	NOP (No operation)	
0	0	0	1	Increase by 1 step	NOP	
0	0	1	0	Decrease by 1 step	NOP	
0	1	0	0	NOP	Increase by 1 step	
1	0	0	0	NOP	Decrease by 1 step	
0	1	0	1	Increase by 1 step	Increase by 1 step	
0	1	1	0	Decrease by 1 step	Increase by 1 step	
1	0	0	1	Increase by 1 step	Decrease by 1 step	
1	0	1	0	Decrease by 1 step	Decrease by 1 step	
	Other Co	mbination	s	Re	served	

Table 8 — OCD adjust mode program

For proper operation of adjust mode, WL = RL - 1 = AL + CL - 1 clocks and tDS/tDH should be met as shown in Figure 13. For input data pattern for adjustment, DT0 - DT3 is a fixed order and "not affected by MRS addressing mode (i.e., sequential or interleave).

#### 2.4.3 DDR2 SDRAM extended mode register set (EMRS) (cont'd)

#### 2.4.3.2 OCD impedance adjust (cont'd)




Figure 13 — OCD adjust mode

#### 2.4.3.3 Drive mode

Drive mode, both Drive(1) and Drive(0), is used for controllers to measure DDR2 SDRAM Driver impedance. In this mode, all outputs are driven out tOIT after "enter drive mode" command and all output drivers are turned-off tOIT after "OCD calibration mode exit" command as shown in Figure 14..





Figure 14 — OCD drive mode

#### 2.4.4 ODT (on-die termination)

On Die Termination (ODT) is a feature that allows a DRAM to turn on/off termination resistance for each DQ, DQS/DQS, RDQS/RDQS, and DM signal for x4x8 configurations via the ODT control pin. For x16 configuration ODT is applied to each DQ, UDQS/UDQS, LDQS/LDQS, UDM, and LDM signal via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices.

The ODT function is supported for ACTIVE and STANDBY modes. ODT is turned off and not supported in SELF REFRESH mode.

#### 2.4.4 ODT (on-die termination) (cont'd)



Switch (sw1, sw2, sw3) is enabled by ODT pin.

Selection among sw1, sw2, and sw3 is determined by "Rtt (nominal)" in EMRS

Termination included on all DQs, DM, DQS, DQS, RDQS, and RDQS pins.

Figure 15 — Functional representation of ODT




Figure 16 — ODT timing for active/standby mode

# 2.4.4 ODT (on-die termination) (cont'd)




Figure 17 — ODT timing for power-down mode

#### 2.4.4 ODT (on-die termination) (cont'd)




Figure 18 — ODT timing mode switch at entering power-down mode

#### 2.4.4 ODT (on-die termination) (cont'd)




Figure 19 — ODT timing mode switch at exiting power-down mode

#### 2.5 Bank activate command

The Bank Activate command is issued by holding  $\overline{CAS}$  and  $\overline{WE}$  high with  $\overline{CS}$  and  $\overline{RAS}$  low at the rising edge of the clock. The bank addresses BA0 ~ BA2 are used to select the desired bank. The row address A0 through A15 is used to determine which row to activate in the selected bank. The Bank Activate command must be applied before any

#### 2 Functional description (cont'd)

#### 2.5 Bank sctivate command (cont'd)

Read or Write operation can be executed. Immediately after the bank active command, the DDR2 SDRAM can accept a read or write command on the following clock cycle. If a R/W command is issued to a bank that has not satisfied the tRCDmin specification, then additive latency must be programmed into the device to delay when the R/W command is internally issued to the device. The additive latency value must be chosen to assure tRCDmin is satisfied. Additive latencies of 0, 1, 2, 3 and 4 are supported. Once a bank has been activated it must be precharged before another Bank Activate command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device ( $t_{RC}$ ). The minimum time interval between Bank Activate commands is  $t_{RRD}$ .

In order to ensure that 8 bank devices do not exceed the instantaneous current supplying capability of 4 bank devices, certain restrictions on operation of the 8 bank devices must be observed. There are two rules. One for restricting the number of sequential ACT commands that can be issued and another for allowing more time for  $\overline{RAS}$  precharge for a Precharge All command. The rules are as follows:

- 8 bank device Sequential Bank Activation Restriction: No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW(ns) by tCK(ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued in clock N+1 through N+9.
- 8 bank device Precharge All Allowance: tRP for a Precharge All command for an 8 Bank device will equal to tRP + 1 \* tCK, where tRP is the value for a single bank pre-charge.




Figure 20 — Bank activate command cycle: tRCD = 3, AL = 2, tRP = 3, tRRD = 2, tCCD = 2

#### 2.6 Read and write access modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting  $\overline{RAS}$  high,  $\overline{CS}$  and  $\overline{CAS}$  low at the clock's rising edge.  $\overline{WE}$  must also be defined at this time to determine whether the access cycle is a read operation ( $\overline{WE}$  high) or a write operation ( $\overline{WE}$  low).

The DDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a serial read or write operation on successive clock cycles. The boundary of the burst cycle is strictly restricted to specific segments of the page length. For example, the 32Mbit x 4 I/O x 4 Bank chip has a page length of 2048 bits (defined by CA0-CA9, CA11). The page length of 2048 is divided into 512 or 256 uniquely addressable boundary segments depending on burst length, 512 for 4 bit burst, 256 for 8 bit burst respectively. A 4-bit or 8 bit burst operation will occur entirely within one of the 512 or 256 groups beginning with the column address supplied to the device during the Read or Write Command (CA0-CA9, CA11). The second, third and fourth access will also occur within this group segment, however, the burst order is a function of the starting address, and the burst sequence.

A new burst access must not interrupt the previous 4 bit burst operation in case of BL = 4 setting. However, in case of BL = 8 setting, two cases of interrupt by a new burst access are allowed, one reads interrupted by a read, the other

#### 2 Functional description (cont'd)

#### 2.6 Read and write access modes (cont'd)

writes interrupted by a write with 4 bit burst boundary respectively. The minimum  $\overline{CAS}$  to  $\overline{CAS}$  delay is defined by tCCD, and is a minimum of 2 clocks for read or write cycles.

#### 2.6.1 Posted CAS

Posted  $\overline{CAS}$  operation is supported to make command and data bus efficient for sustainable bandwidths in DDR2 SDRAM. In this operation, the DDR2 SDRAM allows a  $\overline{CAS}$  read or write command to be issued immediately after the  $\overline{RAS}$  bank activate command (or any time during the  $\overline{RAS}$ - $\overline{CAS}$ -delay time, tRCD, period). The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of AL and the  $\overline{CAS}$  latency (CL). Therefore if a user chooses to issue a R/W command before the tRCDmin, then AL (greater than 0) must be written into the EMRS(1). The Write Latency (WL) is always defined as RL - 1 (read latency -1) where read latency is defined as the sum of additive latency plus  $\overline{CAS}$  latency (RL=AL+CL). Read or Write operations using AL allow seamless bursts (refer to seamless operation timing diagram examples in Read burst and Write burst section)

#### 2.6.1.1 Examples of posted CAS operation

Examples of a read followed by a write to the same bank where AL = 2 and where AL = 0 are shown in Figures 21 and 22, respectively.




Figure 21 — Example 1: Read followed by a write to the same bank, where AL = 2 and CL = 3, RL = (AL + CL) = 5, WL = (RL - 1) = 4, BL = 4




Figure 22 — Example 2: Read followed by a write to the same bank,

Figure 22 — Example 2: Read followed by a write to the same bank, where AL = 0 and CL = 3, RL = (AL + CL) = 3, WL = (RL - 1) = 2, BL = 4

#### 2.6.2 Burst mode operation

Burst mode operation is used to provide a constant flow of data to memory locations (write cycle), or from memory locations (read cycle). The parameters that define how the burst mode will operate are burst sequence and burst length. DDR2 SDRAM supports 4 bit burst and 8 bit burst modes only. For 8 bit burst mode, full interleave address

#### 2.6.2 Burst mode operation (cont'd)

ordering is supported, however, sequential address ordering is nibble based for ease of implementation. The burst type, either sequential or interleaved, is programmable and defined by the address bit 3 (A3) of the MRS, which is similar to the DDR SDRAM operation. Seamless burst read or write operations are supported. Unlike DDR devices, interruption of a burst read or write cycle during BL = 4 mode operation is prohibited. However in case of BL = 8 mode, interruption of a burst read or write operation is limited to two cases, reads interrupted by a read, or writes interrupted by a write. Therefore the Burst Stop command is not supported on DDR2 SDRAM devices.

#### Table 9 — Burst length and sequence

BL = 4

Burst Length	Starting Address (A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
	0 0	0, 1, 2, 3	0, 1, 2, 3
4	0 1	1, 2, 3, 0	1, 0, 3, 2
4	10	2, 3, 0, 1	2, 3, 0, 1
	11	3, 0, 1, 2	3, 2, 1, 0

BL = 8

Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
8	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
0	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

NOTE Page length is a function of I/O organization and column addressing.

#### 2.6.3 Burst read command

The Burst Read command is initiated by having  $\overline{CS}$  and  $\overline{CAS}$  low while holding  $\overline{RAS}$  and  $\overline{WE}$  high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The delay from the start of the command to when the data from the first cell appears on the outputs is equal to the value of the read latency (RL). The data strobe output (DQS) is driven low 1 clock cycle before valid data (DQ) is driven onto the data bus. The first bit of the burst is synchronized with the rising edge of the data strobe (DQS). Each subsequent data-out appears on the DQ pin in phase with the DQS signal in a source synchronous manner. The RL is equal to an additive latency (AL) plus  $\overline{CAS}$  latency (CL). The CL is defined by the Mode Register Set (MRS), similar to the existing SDR and DDR SDRAMs. The AL is defined by the Extended Mode Register Set (1)(EMRS(1)).

DDR2 SDRAM pin timings are specified for either single ended mode or differential mode depending on the setting of the EMRS "Enable DQS" mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timings are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at VREF. In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement,  $\overline{DQS}$ . This distinction in timing methods is guaranteed by design and characterization. Note that when differential data strobe mode is disabled via the EMRS, the complementary pin,  $\overline{DQS}$ , must be tied externally to VSS through a 20 ohm to 10 Kohm resistor to insure proper operation.

#### 2.6.3 Burst read command (cont'd)




Figure 23 — Data output (read) timing




Figure 24 — Burst read operation: RL = 5 (AL = 2, CL = 3, BL = 4)




Figure 25 — Burst read operation: RL = 3 (AL = 0 and CL = 3, BL = 8)

#### 2.6.3 Burst read command (cont'd)




Figure 26 — Burst read followed by burst write: RL = 5, WL = (RL-1) = 4, BL = 4

The minimum time from the burst read command to the burst write command is defined by a read-to-write-turn-around-time, which is 4 clocks in case of BL = 4 operation, 6 clocks in case of BL = 8 operation.




Figure 27 — Seamless burst read operation: RL = 5, AL = 2, and CL = 3, BL = 4


The seamless burst read operation is supported by enabling a read command at every other clock for BL = 4 operation, and every 4 clock for BL = 8 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.

#### 2.6.3.1 Reads interrupted by a read

Burst read can only be interrupted by another read with 4 bit burst boundary. Any other case of read interrupt is not allowed.

#### 2.6.3 Burst read command (cont'd)

#### 2.6.3.1 Reads interrupted by a read (cont'd)



- NOTE 1 Read burst interrupt function is only allowed on burst of 8. Burst interrupt of 4 is prohibited.
- NOTE 2 Read burst of 8 can only be interrupted by another Read command. Read burst interruption by Write command or Precharge command is prohibited.
- NOTE 3 Read burst interrupt must occur exactly two clocks after previous Read command. Any other Read burst interrupt timings are prohibited.
- NOTE 4 Read burst interruption is allowed to any bank inside DRAM.
- NOTE 5 Read burst with Auto Precharge enabled is not allowed to interrupt.
- NOTE 6 Read burst interruption is allowed by another Read with Auto Precharge command.
- NOTE 7 All command timings are referenced to burst length set in the mode register. They are not referenced to actual burst. For example, Minimum Read to Precharge timing is AL + BL/2 where BL is the burst length set in the mode register and not the actual burst (which is shorter because of interrupt).

Figure 28 — Read burst interrupt timing example: (CL=3, AL=0, RL=3, BL=8)

#### 2.6.4 Burst write operation

The Burst Write command is initiated by having  $\overline{CS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  low while holding  $\overline{RAS}$  high at the rising edge of the clock. The address inputs determine the starting column address. Write latency (WL) is defined by a read latency (RL) minus one and is equal to (AL + CL -1). A data strobe signal (DQS) should be driven low (preamble) one clock prior to the WL. The first data bit of the burst cycle must be applied to the DQ pins at the first rising edge of the DQS following the preamble. The tDQSS specification must be satisfied for write cycles. The subsequent burst bit data are issued on successive edges of the DQS until the burst length is completed, which is 4 or 8 bit burst. When the burst has finished, any additional data supplied to the DQ pins will be ignored. The DQ Signal is ignored after the burst write operation is complete. The time from the completion of the burst write to bank precharge is the write recovery time (WR).

DDR2 SDRAM pin timings are specified for either single ended mode or differential mode depending on the setting of the EMRS "Enable DQS" mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timings are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at VREF. In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement,  $\overline{DQS}$ . This distinction in timing methods is guaranteed by design and characterization. Note that when differential data strobe mode is disabled via the EMRS, the complementary pin,  $\overline{DQS}$ , must be tied externally to VSS through a 20 ohm to 10 Kohm resistor to insure proper operation.

#### 2.6.4 Burst write operation (cont'd)




Figure 29 — Data input (write) timing




Figure 30 — Burst write operation: RL = 5 (AL=2, CL=3), WL = 4, WR = 3, BL = 4






Figure 31 — Burst write operation: RL = 3 (AL=0, CL=3), WL = 2, WR = 2, BL = 4

#### 2.6.4 Burst write operation (cont'd)



NOTE The minimum number of clock from the burst write command to the burst read command is [CL - 1 + BL/2 + tWTR]. This tWTR is not a write recovery time (tWR) but the time required to transfer the 4bit write data from the input buffer into sense amplifiers in the array. tWTR is defined in AC spec table of this data sheet.

Figure 32 — Burst write followed by burst read: RL = 5 (AL=2, CL=3), WL = 4, tWTR = 2, BL = 4



NOTE The seamless burst write operation is supported by enabling a write command every other clock for BL = 4 operation, every four clocks for BL = 8 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.


Figure 33 — Seamless burst write operation: RL = 5, WL = 4, BL = 4

#### 2.6.4.1 Writes interrupted by a write

Burst write can only be interrupted by another write with 4 bit burst boundary. Any other case of write interrupt is not allowed.

#### 2.6.4 Burst write operation (cont'd)

#### 2.6.4.1 Writes interrupted by a write (cont'd)



- NOTE 1 Write burst interrupt function is only allowed on burst of 8. Burst interrupt of 4 is prohibited.
- NOTE 2 Write burst of 8 can only be interrupted by another Write command. Write burst interruption by Read command or Precharge command is prohibited.
- NOTE 3 Write burst interrupt must occur exactly two clocks after previous Write command. Any other Write burst interrupt timings are prohibited.
- NOTE 4 Write burst interruption is allowed to any bank inside DRAM.
- NOTE 5 Write burst with Auto Precharge enabled is not allowed to interrupt.
- NOTE 6 Write burst interruption is allowed by another Write with Auto Precharge command.
- NOTE 7 All command timings are referenced to burst length set in the mode register. They are not referenced to actual burst. For example, minimum Write to Precharge timing is WL+BL/2+tWR where tWR starts with the rising

Figure 34 — Write burst interrupt timing example: (CL=3, AL=0, RL=3, WL=2, BL=8)


#### 2.6.5 Write data mask

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on DDR2 SDRAMs, consistent with the implementation on DDR SDRAMs. It has identical timings on write operations as the data bits, and though used in a unidirectional manner, is internally loaded identically to data bits to insure matched system timing. DM of x4 and x16 bit organization is not used during read cycles. However DM of x8 bit organization can be used as RDQS during read cycles by EMRS(1) setting.

#### 2.6 Read and write access modes (cont'd)

#### 2.6.5 Write data mask (cont'd)

## **Data Mask Timing**



## Data Mask Function, WL=3, AL=0, BL = 4 shown

Case 1: min tposs




Figure 35 — Write data mask

#### 2.7 Precharge operation

LOW

LOW

LOW

LOW

HIGH

HIGH

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is triggered when  $\overline{CS}$ ,  $\overline{RAS}$  and  $\overline{WE}$  are low and  $\overline{CAS}$  is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. Three address bits A10, BA0 and BA1 for 256Mb and 512Mb and four address bits A10, BA0 ~ BA2 for 1Gb and higher densities are used to define which bank to precharge when the command is issued. For 8 bank devices, refer to 2.2.3 Bank Active section of this data sheet.

A10	BA2	BA1	BA0	Precharged Bank(s)	ı
LOW	LOW	LOW	LOW	Bank 0 only	
LOW	LOW	LOW	HIGH	Bank 1 only	
LOW	LOW	HIGH	LOW	Bank 2 only	

HIGH

LOW

LOW

Table 10 — Bank selection for precharge by address bits

HIGH

LOW

HIGH

Remarks

1 Gb and higher

1 Gb and higher

Bank 3 only

Bank 4 only

Bank 5 only

#### 2.7 Precharge operation (cont'd)

Table 10 — Bank selection for precharge by address bits (cont'd)

A10	BA2	BA1	BA0	Precharged Bank(s)	Remarks
LOW	HIGH	HIGH	LOW	Bank 6 only	1 Gb and higher
LOW	HIGH	HIGH	HIGH	Bank 7 only	1 Gb and higher
HIGH	DON'T CARE	DON'T CARE	DON'T CARE	All Banks	

#### 2.7.1 Burst read operation followed by precharge

Minimum Read to precharge command spacing to the same bank = AL + BL/2 + max(RTP,2) - 2 clocks

For the earliest possible precharge, the precharge command may be issued on the rising edge which is "Additive latency (AL) + BL/2 clocks" after a Read command. A new bank active (command) may be issued to the same bank after the RAS precharge time ( $t_{RP}$ ). A precharge command cannot be issued until  $t_{RAS}$  is satisfied.

The minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a Read to Precharge command. This time is called tRTP (Read to Precharge). For BL = 4 this is the time from the actual read (AL after the Read command) to Precharge command. For BL = 8 this is the time from AL + 2 clocks after the Read to the Precharge command.




Figure 36 — Example 1: Burst read operation followed by precharge: RL = 4, AL = 1, CL = 3, BL = 4,  $t_{RTP} <= 2$  clocks

## 2.7 Precharge operation (cont'd)

## 2.7.1 Burst read operation followed by precharge (cont'd)




Figure 37 — Example 2: Burst read operation followed by precharge:




Figure 38 — Example 3: Burst read operation followed by precharge: RL = 5, AL = 2, CL = 3, BL = 4,  $t_{RTP} <= 2$  clocks

#### 2.7 Precharge operation (cont'd)

#### 2.7.1 Burst read operation followed by precharge (cont'd)





Figure 39 — Example 4: Burst read operation followed by precharge: RL = 6, AL = 2, CL = 4, BL = 4,  $t_{RTP} <= 2$  clocks



\*: rounded to next integer.

Figure 40 — Example 5: Burst read operation followed by precharge: RL = 4, AL = 0, CL = 4, BL = 8, t<sub>RTP</sub> > 2 clocks

## 2.7.2 Burst write followed by precharge

Minimum Write to Precharge Command spacing to the same bank = WL + BL/2 clks + tWR

For write cycles, a delay must be satisfied from the completion of the last burst write cycle until the Precharge Command can be issued. This delay is known as a write recovery time (tWR) referenced from the completion of the burst write to the precharge command. No Precharge command should be issued prior to the tWR delay.

#### 2.7 Precharge operation (cont'd)

#### 2.7.2 Burst write followed by precharge (cont'd)




Figure 41 — Example 1: Burst write followed by precharge: WL = (RL-1) =3




Figure 42 — Example 2: Burst write followed by precharge: WL = (RL-1) = 4

#### 2.8 Auto precharge operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge command or the auto-precharge function. When a Read or a Write command is given to the DDR2 SDRAM, the  $\overline{CAS}$  timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the READ or WRITE command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the Read or Write command is issued, then the auto-precharge function is engaged. During auto-precharge, a Read command will execute as normal with the exception that the active bank will begin to precharge on the rising edge which is  $\overline{CAS}$  latency (CL) clock cycles before the end of the read burst.

Auto-precharge is also implemented during Write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory array.

This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon  $\overline{CAS}$  latency) thus improving system performance for random data access. The  $\overline{RAS}$  lockout circuit internally delays the Precharge operation until the array restore operation has been completed (tRAS satisfied) so that the auto precharge command may be issued with any read or write command.

#### 2.8.1 Burst read with auto precharge

If A10 is high when a Read Command is issued, the Read with Auto-Precharge function is engaged. The DDR2 SDRAM starts an Auto Precharge operation on the rising edge which is (AL + BL/2) cycles later than the read with AP command if tRAS(min) and tRTP are satisfied.

If tRAS(min) is not satisfied at the edge, the start point of auto-precharge operation will be delayed until tRAS(min) is satisfied.

If tRTP(min) is not satisfied at the edge, the start point of auto-precharge operation will be delayed until tRTP(min) is satisfied.

In case the internal precharge is pushed out by tRTP, tRP starts at the point where the internal precharge happens (not at the next rising clock edge after this event). So for BL = 4 the minimum time from Read\_AP to the next Activate command becomes  $AL + (tRTP + tRP)^*$  (see example 2) for BL = 8 the time from Read\_AP to the next Activate is  $AL + 2 + (tRTP + tRP)^*$ , where "\*" means: "rounded up to the next integer". In any event internal precharge does not start earlier than two clocks after the last 4-bit prefetch.

A new bank activate (command) may be issued to the same bank if the following two conditions are satisfied simultaneously.

- a) The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- b) The RAS cycle time (tRC) from the previous bank activation has been satisfied.




Figure 43 — Example 1: Burst read operation with auto precharge: RL = 4, AL = 1, CL = 3, BL = 8, t<sub>RTP</sub> <= 2 clocks

#### 2.8.1 Burst read with auto precharge (cont'd)




Figure 44 — Example 2: Burst read operation with auto precharge: RL = 4, AL = 1, CL = 3, BL = 4,  $t_{RTP}$  > 2 clocks




Figure 45 — Example 3: Burst read with auto precharge followed by an activation to the same bank (tRC Limit):
RL = 5 (AL = 2, CL = 3, internal tRCD = 3, BL = 4, t<sub>RTP</sub> <= 2 clocks)

#### 2.8.1 Burst read with auto precharge (cont'd)




Figure 46 — Example 4: Burst read with auto precharge followed by an activation to the same bank (tRP Limit):
RL = 5 (AL = 2, CL = 3, internal tRCD = 3, BL = 4, t<sub>RTP</sub> <= 2 clocks)

## 2.8.2 Burst write with auto-precharge

If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is engaged. The DDR2 SDRAM automatically begins precharge operation after the completion of the burst write plus write recovery time (tWR). The bank undergoing auto-precharge from the completion of the write burst may be reactivated if the following two conditions are satisfied.

- a) The data-in to bank activate delay time (WR + tRP) has been satisfied.
- b) The  $\overline{RAS}$  cycle time (tRC) from the previous bank activation has been satisfied.




Figure 47 — Burst write with auto-precharge (tRC Limit): WL = 2, tWR =2, BL = 4, tRP=3

#### 2.8.2 Burst write with auto precharge (cont'd)




Figure 48 — Burst write with auto-precharge (tWR + tRP): WL = 4, tWR =2, BL = 4, tRP=3

From Com- mand	To Command	Minimum Delay between "From Command" to "To Command"	Unit	Notes
Read	Precharge (to same Bank as Read)	AL + BL/2 + max(RTP, 2) - 2	clks	1, 2
Read	Precharge All	AL + BL/2 + max(RTP, 2) - 2	clks	1, 2
Read w/AP	Precharge (to same Bank as Read w/AP)	AL + BL/2 + max(RTP, 2) - 2	clks	1, 2
ixeau w/Ai	Precharge All	AL + BL/2 + max(RTP, 2) - 2	clks	1, 2
Write	Precharge (to same Bank as Write)	WL + BL/2 + WR	clks	2
vviite	Precharge All	WL + BL/2 + WR	clks	2
Write w/AP	Precharge (to same Bank as Write w/AP)	WL + BL/2 + WR	clks	2
WITE WAT	Precharge All	WL + BL/2 + WR	clks	2
Precharge	Precharge (to same Bank as Precharge)	1	clks	2
riccharge	Precharge All	1	clks	2
Precharge	Precharge	1	clks	2
All	Precharge All	1	clks	2

Table 11 — Precharge & auto precharge clarification

NOTE 1 RTP[cycles] =  $RU\{tRTP(ns)/tCK(ns)\}$ , where RU stands for round up.

NOTE 2 For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after tRP or tRPall depending on the latest precharge command issued to that bank.

## 2.9 Refresh command

When  $\overline{CS}$ ,  $\overline{RAS}$  and  $\overline{CAS}$  are held low and  $\overline{WE}$  high at the rising edge of the clock, the chip enters the Refresh mode (REF). All banks of the DDR2 SDRAM must be precharged and idle for a minimum of the Precharge time (tRP) before the Refresh command (REF) can be applied. An address counter, internal to the device, supplies the bank address during the refresh cycle. No control of the external address bus is required once this cycle has started.

When the refresh cycle has completed, all banks of the DDR2 SDRAM will be in the precharged (idle) state. A delay between the Refresh command (REF) and the next Activate command or subsequent Refresh command must be greater than or equal to the Refresh cycle time (tRFC).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is 9 \* tREFI.

#### 2.9 Refresh command (cont'd)




Figure 49 — Refresh command


#### 2.10 Self refresh operation

The Self Refresh command can be used to retain data in the DDR2 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the DDR2 SDRAM retains data without external clocking. The DDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and CKE held low with  $\overline{WE}$  high at the rising edge of the clock. ODT must be turned off before issuing Self Refresh command, by either driving ODT pin low or using an EMRS command. Once the command is registered, CKE must be held low to keep the device in Self Refresh mode. The DLL is automatically disabled upon entering Self Refresh and is automatically enabled upon exiting Self Refresh. When the DDR2 SDRAM has entered Self Refresh mode, all of the external signals except CKE, are "don't care". For proper self refresh operation, all power supply pins (VDD, VDDQ, VDDL and Vref) must be at valid levels. The DRAM initiates a minimum of one refresh command internally within tCKE period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the DDR2 SDRAM must remain in Self Refresh mode is tCKE. The user may change the external clock frequency or halt the external clock one clock after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock must be stable prior to CKE going back HIGH. Once Self Refresh Exit is registered, a delay of at least tXSNR must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain high for the entire Self Refresh exit period tXSRD for proper operation except for self refresh re-entry. Upon exit from Self Refresh, the DDR2 SDRAM can be put back into Self Refresh mode after waiting at least tXSNR period and issuing one refresh command (refresh period of tRFC). NOP or deselect commands must be registered on each positive clock edge during the Self Refresh exit interval tXSNR. ODT should be turned off during tXSRD.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, the DDR2 SDRAM requires a minimum of one extra auto refresh command before it is put back into Self Refresh mode.

#### 2.10 Self refresh operation (cont'd)



NOTE 1 Device must be in the "All banks idle" state prior to entering Self Refresh mode.

NOTE 2 ODT must be turned off tAOFD before entering Self Refresh mode, and can be turned on again when tXSRD timing is satisfied.

NOTE 3 tXSRD is applied for a Read or a Read with autoprecharge command

#### Figure 50 — Self refresh operation

#### 2.11 Power-down

Power-down is synchronously entered when CKE is registered low (along with Nop or Deselect command). CKE is not allowed to go low while mode register or extended mode register command time, or read or write operation is in progress. CKE is allowed to go low while any of other operations such as row activation, precharge or autoprecharge, or auto-refresh is in progress, but power-down IDD spec will not be applied until finishing those operations. Timing diagrams are shown in the following pages with details for entry into power down.

The DLL should be in a locked state when power-down is entered. Otherwise DLL should be reset after exiting power-down mode for proper read operation. DRAM design guarantees all AC and DC timing & voltage specifications as well proper DLL operation with any CKE intensive operations as long as DRAM controller complies with DRAM specifications. Figures 52 and 53 show two examples of CKE intensive applications.

If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK,  $\overline{CK}$ , ODT and CKE. Also the DLL is disabled upon entering precharge power-down or slow exit active power-down, but the DLL is kept enabled during fast exit active power-down. In power-down mode, CKE low and a stable clock signal must be maintained at the inputs of the DDR2 SDRAM, and ODT should be in a valid state but all other input signals are "Don't Care". CKE low must be maintained until tCKE has been satisfied. Power-down duration is limited by 9 times tREFI of the device.

The power-down state is synchronously exited when CKE is registered high (along with a Nop or Deselect command). CKE high must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP, tXARD, or tXARDS, after CKE goes high. Power-down exit latency is defined at AC spec table of this data sheet.

## 2.11 Power-down (cont'd)






Figure 51 — Basic power down entry and exit timing diagram



NOTE DRAM guarantees all AC and DC timing & voltage specifications and proper DLL operation with intensive CKE operation

Figure 52 — Example 1 of CKE intensive environment



NOTE The pattern shown above can repeat over a long period of time. With this pattern, DRAM guarantees all AC and DC timing & voltage specifications and DLL operation with temperature and voltage drift

Figure 53 — Example 2 of CKE intensive environment

#### 2.11 Power-down (cont'd)




Figure 54 — Read to power-down entry





Figure 55 — Read with autoprecharge to power-down entry

## 2.11 Power-down (cont'd)



T0 T1  $\mathsf{Tm}$ Tm+1 Tm+2 Tm+3 Tx Tx+1 Tx+2 Tx+3 Tx+4 Tx+5 Tx+6 CK CK CMD WRA PRE BL=4




Figure 57 — Write with autoprecharge to power-down entry

\* 1: WR is programmed through MRS

#### 2.11 Power-down (cont'd)




Figure 58 — Refresh command to power-down entry




Figure 59 — Active command to power-down entry




Figure 60 — Precharge/precharge-all command to power-down entry




Figure 61 — MRS/EMRS command to power-down entry

## 2.12 Asynchronous CKE low event

DRAM requires CKE to be maintained "HIGH" for all valid operations as defined in this data sheet. If CKE asynchronously drops "LOW" during any valid operation DRAM is not guaranteed to preserve the contents of array. If this event occurs, memory controller must satisfy DRAM timing specification tDelay before turning off the clocks. Stable clocks must exist at the input of DRAM before CKE is raised "HIGH" again. DRAM must be fully reinitialized (steps 4 thru 13) as described in initialization sequence. DRAM is ready for normal operation after the initialization sequence. See AC timing parametric tables 41 and 42 for tDelay specification.

#### 2.12 Asynchronous CKE low event (cont'd)




Figure 62 — Asynchronous CKE low event

#### 2.13 Input clock frequency change during precharge power down

DDR2 SDRAM input clock frequency can be changed under following condition:

DDR2 SDRAM is in precharged power down mode. ODT must be turned off and CKE must be at logic LOW level. A minimum of 2 clocks must be waited after CKE goes LOW before clock frequency may change. SDRAM input clock frequency is allowed to change only within minimum and maximum operating frequency specified for the particular speed grade. During input clock frequency change, ODT and CKE must be held at stable LOW levels. Once input clock frequency is changed, stable new clocks must be provided to DRAM before precharge power down may be exited and DLL must be RESET via EMRS after precharge power down exit. Depending on new clock frequency an additional MRS command may need to be issued to appropriately set the WR, CL etc.. During DLL relock period, ODT must remain off. After the DLL lock time, the DRAM is ready to operate with new clock frequency.




Figure 63 — Clock frequency change in precharge power-down mode

#### 2.14 No operation command

The No Operation command should be used in cases when the DDR2 SDRAM is in an idle or a wait state. The purpose of the No Operation command (NOP) is to prevent the DDR2 SDRAM from registering any unwanted commands between operations. A No Operation command is registered when  $\overline{CS}$  is low with  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  held high at the rising edge of the clock. A No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

#### 2.15 Deselect command

The Deselect command performs the same function as a No Operation command. Deselect command occurs when  $\overline{CS}$  is brought high at the rising edge of the clock, the  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  signals become don't cares.

#### 3 Truth tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the speechified initialization sequence before normal operation can continue.

#### 3.1 Command truth table

Table 12 provides the command truth table.

Table 12 — Command truth table

	Cł	KE					BA0				
Function	Previous Cycle	Current Cycle	CS	RAS	CAS	WE	- BAx	Axx-A11	A10	A9 - A0	Notes
(Extended) Mode Register Set	Н	Н	L	L	L	L	ВА	C	P Cod	de	1,2
Refresh (REF)	Н	Н	L	L	L	Н	Х	Х	Х	Х	1
Self Refresh Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	1
Calf Defrach Cuit			Н	Х	Х	Х		V	V	V	4 7
Self Refresh Exit	L	Н	L	Н	Н	Н	X	Х	Х	Х	1,7
Single Bank Precharge	Н	Н	L	L	Н	L	ВА	Х	L	Х	1,2
Precharge all Banks	Н	Н	L	L	Н	L	Х	Х	Н	Х	1
Bank Activate	Н	Н	L	L	Н	Н	ВА	Row Address		1,2	
Write	Н	Н	L	Н	L	L	ВА	Column	L	Column	1,2,3,
Write with Auto Precharge	Н	Н	L	Н	L	L	ВА	Column	Н	Column	1,2,3,
Read	Н	Н	L	Н	L	Н	ВА	Column	L	Column	1,2,3
Read with Auto-Precharge	Н	Н	L	Н	L	Н	ВА	Column	Н	Column	1,2,3
No Operation	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	1
Device Deselect	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	1
5 5 5 1			Н	Х	Х	Х	.,	.,	.,	.,	
Power Down Entry	Н	L	L	Н	Н	Н	X	Х	Х	X	1,4
Davis Davis Fair	,		Н	Х	х	Х			v	.,	
Power Down Exit	L	Н	L	Н	Н	Н	Х	Х	Х	X	1,4

#### 3 Truth tables (cont'd)

#### 3.1 Command truth table (cont'd)

Table 12 — Command truth table (cont'd)

	Cł	KE					BA0				
Function	Previous Cycle	Current Cycle	CS	RAS	CAS	WE	- BAx	Axx-A11	A10	A9 - A0	Notes

NOTE 1 All DDR2 SDRAM commands are defined by states of  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and CKE at the rising edge of the clock.

NOTE 2 Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.

NOTE 3 Burst reads or writes at BL=4 cannot be terminated or interrupted. See sections "Reads interrupted by a Read" and "Writes interrupted by a Write" in section 2.2.4 for details.

NOTE 4 The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements outlined in section 2.2.7.

NOTE 5 The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. See section 2.2.2.4.

NOTE 6 "X" means "H or L (but a defined logic level)".

NOTE 7 Self refresh exit is asynchronous.

NOTE 8 VREF must be maintained during Self Refresh operation.

NOTE 9

#### 3.2 Clock enable truth table.

Table 13 provides the clock enable truth table.

Table 13 — Clock enable (CKE) truth table for synchronous transitions

	Cł	Œ	Command (N) <sup>3</sup>			
Current State <sup>2</sup>	Previous Cycle <sup>1</sup> (N-1)	TO THE TOTAL CAS. WE. US I		Action (N) <sup>3</sup>	Notes	
Power Down	L	L	х	Maintain Power-Down	11, 13, 15	
1 OWEI DOWN	L	Н	DESELECT or NOP	Power Down Exit	4, 8, 11,13	
Self Refresh	L	L L		Maintain Self Refresh	11, 15	
Jen Kenesn	L	Н	DESELECT or NOP	Self Refresh Exit	4, 5,9	
Bank(s) Active	Н	L	DESELECT or NOP	Active Power Down Entry	4,8,10,11,13	
All Banks Idle	Н	L	DESELECT or NOP	Precharge Power Down Entry	4, 8, 10,11,13	
All Daliks Idle	Н	L	REFRESH Self Refresh Entry		6, 9, 11,13	
	Н	Н	Refer to the Command Truth Table		7	

#### 3 Truth tables (cont'd)

#### 3.2 Clock enable truth table (cont'd)

Table 13 — Clock enable (CKE) truth table for synchronous transitions (cont'd)

	CH	KE	Command (N) <sup>3</sup>		
Current State <sup>2</sup>	Previous Cycle <sup>1</sup> (N-1)	Current Cycle <sup>1</sup> (N)	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{CS}$	Action (N) <sup>3</sup>	Notes

- NOTE 1 CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- NOTE 2 Current state is the state of the DDR SDRAM immediately prior to clock edge N.
- NOTE 3 COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N).
- NOTE 4 All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- NOTE 5 On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the t<sub>XSNR</sub>
- period. Read commands may be issued only after t<sub>XSRD</sub> (200 clocks) is satisfied.
- NOTE 6 Self Refresh mode can only be entered from the All Banks Idle state.
- NOTE 7 Must be a legal command as defined in the Command Truth Table.
- NOTE 8 Valid commands for Power Down Entry and Exit are NOP and DESELECT only.
- NOTE 9 Valid commands for Self Refresh Exit are NOP and DESELECT only.
- NOTE 10 Power Down and Self Refresh can not be entered while Read or Write operations, (Extended) Mode Register Set operations or Precharge operations are in progress. See section 2.2.9 "Power Down" and 2.2.8 "Self Refresh Command" for a detailed list of restrictions.
- NOTE 11 tCKEmin of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + 2\*tCK + tIH.
- NOTE 12 The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. See section 2.2.2.4.
- NOTE 13 The Power Down does not perform any refresh operations. The duration of Power Down Mode is therefore limited by the refresh requirements outlined in section 2.2.7.
- NOTE 14 CKE must be maintained high while the SDRAM is in OCD calibration mode.
- NOTE 15 "X" means "don't care (including floating around VREF)" in Self Refresh and Power Down. However ODT must be driven high or low in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMRS(1)).
- NOTE 16 VREF must be maintained during Self Refresh operation.

#### 3.3 Data mask truth table.

Table 14 provides the data mask truth table.

Table 14 — DM truth table

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	Н	Х	1
NOTE Used to mask write of	data, provided coincident with	the corresponding data	

#### 4 Absolute maximum DC ratings

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the speechified initialization sequence before normal operation can continue.

Table 15 provides the absolute maximum DC ratings.

#### 4 Absolute maximum DC ratings (cont'd)

Symbol	Parameter	Rating	Units	Notes
VDD	Voltage on VDD pin relative to Vss	- 1.0 V ~ 2.3 V	V	1
VDDQ	Voltage on VDDQ pin relative to Vss	- 0.5 V ~ 2.3 V	V	1
VDDL	Voltage on VDDL pin relative to Vss	- 0.5 V ~ 2.3 V	V	1
V <sub>IN,</sub> V <sub>OUT</sub>	Voltage on any pin relative to Vss	- 0.5 V ~ 2.3 V	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1, 2

NOTE 1 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

#### 5 AC & DC operating conditions

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the speechified initialization sequence before normal operation can continue.

Table 16 — Recommended DC operating conditions (SSTL\_1.8)

Current al	Damanatan		Rating	Linite	Notes		
Symbol	Parameter	Min.	Тур.	Max.	Units	inoles	
VDD	Supply Voltage	1.7	1.8	1.9	V	1	
VDDL	Supply Voltage for DLL	1.7	1.8	1.9	V	5	
VDDQ	Supply Voltage for Output	1.7	1.8	1.9	V	1, 5	
VREF	Input Reference Voltage	0.49*VDDQ	0.50*VDDQ	0.51*VDDQ	mV	2. 3	
VTT	Termination Voltage	VREF-0.04	VREF	VREF+0.04	V	4	

NOTE 1 There is no specific device VDD supply voltage requirement for SSTL-1.8 compliance. However under all conditions VDDQ must be less than or equal to VDD.

#### Table 17 — Operating temperature condition

SYMBOL	PARAMETER	RATING	UNITS	NOTES
Toper	Operating Temperature	0 to 85	°C	1, 2

NOTE 1 Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51.2 standard.

NOTE 2 Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

NOTE 2 The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected to be about 0.5 x VDDQ of the transmitting device and VREF is expected to track variations in VDDQ.

NOTE 3 Peak to peak ac noise on VREF may not exceed +/-2% VREF (dc).

NOTE 4 VTT of transmitting device must track VREF of receiving device.

NOTE 5 VDDQ tracks with VDD, VDDL tracks with VDD. AC parameters are measured with VDD, VDDQ and VDDDL tied together

NOTE 2 The operation temperature range are the temperature where all DRAM specification will be supported. Outside of this temperature range, even if it is still within the limit of stress condition, some deviation on portion of operation specification may be required. During operation, the DRAM case temperature must be maintained between 0 -  $85\,^{\circ}$ C under all other specification parameter. However, in some applications, it is desirable to operate the DRAM up to  $95\,^{\circ}$ C case temperature. Therefore, two spec options may exist.

a) Supporting 0 - 85 °C with full JEDEC AC & DC specifications. This is the minimum requirements for all operating temperature options.

b) This is an optional feature and not required. Supporting 0 - 85 °C and being able to extend to 95 °C with doubling auto-refresh commands in frequency to a 32 ms period (tRFI = 3.9 us).

Currently the periodic Self-Refresh interval is hard coded within the DRAM to a vendor specific value. There is a migration plan to support higher temperature Self-Refresh entry via the control of EMSR(2) bit A7. However, since Self-Refresh control function is a migrated process to be phased-in by individual manufacturer, checking on the DRAM parts for this function availability is necessary. For JEDEC standard DIMM module user, it is imperative to check SPD Byte 49 Bit 0 to ensure the DRAM parts support higher than 85°C case temperature Self-Refresh entry.

- a) 1) if SPD Byte 49 Bit 0 is a "0" means DRAM does not support Self-Refresh at higher than 85°C, then system have to ensure the DRAM is at or below 85°C case temperature before initiating Self-Refresh operation.
- b) 2) if SPD Byte 49 Bit 0 is a "1" means DRAM supports Self-Refresh at higher than 85°C case temperature, then system can use register bit A7 at EMSR(2) to control DRAM to operate at proper Self-Refresh rate for higher temperate. Please also refer to EMRS(2) register definition section and DDR2 DIMM SPD definition for details.

For the system users who use non-standard DIMM module or discrete parts, please refer to DRAM manufacture specifications to verify the DRAM capability supporting Self-Refresh at higher temperature.

PARAMETER/CONDITION	SYMBOL	MIN	NOM	MAX	UNITS	NOTES
Rtt effective impedance value for EMRS(A6,A2)=0,1; 75 ohm	Rtt1(eff)	60	75	90	ohm	1
Rtt effective impedance value for EMRS(A6,A2)=1,0; 150 ohm	Rtt2(eff)	120	150	180	ohm	1
Rtt effective impedance value for EMRS(A6,A2)=1,1; 50 ohm	Rtt3(eff)	40	50	60	ohm	1, 2

delta VM

- 6

+6

%

1

Table 18 — ODT DC electrical characteristics

NOTE 1 Test condition for Rtt measurements

NOTE 2 Optional for DDR2-400/533/667

Deviation of VM with respect to VDDQ/2

Measurement Definition for Rtt(eff): Apply  $V_{\text{IH}}(ac)$  and  $V_{\text{LL}}(ac)$  to test pin separately, then measure current  $I(V_{\text{IH}}(ac))$  and  $I(V_{\text{LL}}(ac))$  respectively.  $V_{\text{IH}}(ac)$ ,  $V_{\text{LL}}(ac)$ , and VDDQ values defined in SSTL\_18

$$Rtt(eff) \frac{V_{IH}(ac) - V_{IL}(ac)}{I(V_{IH}(ac)) - I(V_{IL}(ac))}$$

Measurement Definition for VM: Measure voltage (VM) at test pin (midpoint) with no load.

delta VM = 
$$\left(\frac{2 \times Vm}{VDDQ} - 1\right) \times 100\%$$

Table 19 — Input DC logic level

Symbol	Parameter	Min.	Max.	Units	Notes
V <sub>IH</sub> (dc)	dc input logic high	VREF + 0.125	VDDQ + 0.3	V	
V <sub>IL</sub> (dc)	dc input logic low	- 0.3	VREF - 0.125	V	

O week at	Demonstra	DDR2-400, DDR2-533		DDR2-667, DDR2-800		l laite	
	Symbol	Parameter	Min.	Max.	Min.	Max.	Units
	V <sub>IH</sub> (ac)	ac input logic high	VREF + 0.250	-	VREF + 0.200		٧
Ī	V <sub>IL</sub> (ac)	ac input logic low	-	VREF - 0.250		VREF - 0.200	٧

Table 20 — Input AC logic level

Table 21 — AC input test conditions

Symbol	Condition	Value	Units	Notes
V <sub>REF</sub>	Input reference voltage	0.5 * V <sub>DDQ</sub>	V	1
V <sub>SWING(MAX)</sub>	Input signal maximum peak to peak swing	1.0	V	1
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

NOTE 1 Input waveform timing is referenced to the input signal crossing through the  $V_{IH/IL(AC)}$  level applied to the device under test.

NOTE 2 The input signal minimum slew rate is to be maintained over the range from  $V_{REF}$  to  $V_{IH(ac)}$  min for rising edges and the range from  $V_{REF}$  to  $V_{IL(ac)}$  max for falling edges as shown in the below figure.

NOTE 3 AC timings are referenced with input waveforms switching from VIL(ac) to VIH(ac) on the positive transitions and VIH(ac) to VIL(ac) on the negative transitions.





Figure 64 — AC input test signal waveform

Table 22 — Differential input AC logic level

Symbol	Parameter	Min.	Max.	Units	Notes
V <sub>ID</sub> (ac)	ac differential input voltage	0.5	VDDQ + 0.6	V	1
V <sub>IX</sub> (ac)	ac differential cross point voltage	0.5 * VDDQ - 0.175	0.5 * VDDQ + 0.175	V	2

NOTE 1  $V_{IN(DC)}$  specifies the allowable DC execution of each input of differential pair such as CK,  $\overline{CK}$ , DQS,  $\overline{DQS}$ , LDQS,  $\overline{LDQS}$ , UDQS and  $\overline{UDQS}$ .

NOTE 2  $V_{ID(DC})$  specifies the input differential voltage  $|V_{TR} - V_{CP}|$  required for switching, where  $V_{TR}$  is the true input (such as CK, DQS, LDQS or UDQS) level and  $V_{CP}$  is the complementary input (such as  $\overline{CK}$ ,  $\overline{DQS}$ ,  $\overline{LDQS}$  or  $\overline{UDQS}$ ) level. The minimum value is equal to  $V_{IH(DC)}$ .



NOTE 1  $V_{ID(AC)}$  specifies the input differential voltage  $|V_{TR} - V_{CP}|$  required for switching, where  $V_{TR}$  is the true input signal (such as CK, DQS, LDQS or UDQS) and  $V_{CP}$  is the complementary input signal (such as  $\overline{CK}$ ,  $\overline{DQS}$ ,  $\overline{LDQS}$  or  $\overline{UDQS}$ ). The minimum value is equal to  $V_{IH(AC)} - V_{IL(AC)}$ .

NOTE 2 The typical value of  $V_{IX(AC)}$  is expected to be about 0.5 \* VDDQ of the transmitting device and  $V_{IX(AC)}$  is expected to track variations in VDDQ .  $V_{IX(AC)}$  indicates the voltage at which differential input

Figure 65 — Differential signal levels

Table 23 — Differential AC output parameters

Symbol	Parameter	Min.	Max.	Units	Notes
V <sub>OX</sub> (ac)	ac differential cross point voltage	0.5 * VDDQ - 0.125	0.5 * VDDQ + 0.125	V	1

NOTE The typical value of  $V_{OX(AC)}$  is expected to be about 0.5 \* V DDQ of the transmitting device and  $V_{OX(AC)}$  is expected to track variations in VDDQ.  $V_{OX(AC)}$  indicates the voltage at which differential output signals must cross.

#### Overshoot/undershoot specification

Table 24 — AC overshoot/undershoot specification for address and control pins A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT

Parameter	Specification		
	DDR2-400	DDR2-533	DDR2-667
Maximum peak amplitude allowed for overshoot area (See Figure 1):	0.5(0.9)* V	0.5(0.9)* V	0.5(0.9)* V
Maximum peak amplitude allowed for undershoot area (See Figure 1):	0.5(0.9)* V	0.5(0.9)* V	0.5(0.9)* V
Maximum overshoot area above VDD (See Figure1).	1.33 V-ns	1.0 V-ns	0.8 V-ns
Maximum undershoot area below VSS (See Figure 1).	1.33 V-ns	1.0 V-ns	0.8 V-ns

NOTE The maximum requirements for peak amplitude were reduced from 0.9V to 0.5V. Register vendor data sheets will specify the maximum over/undershoot induced in specific RDIMM applications. DRAM vendor data sheets will also specify the maximum overshoot/undershoot that their DRAM can tolerate. This will allow the RDIMM supplier to understand whether the DRAM can tolerate the overshoot that the register will induce in the specific RDIMM application.




Figure 66 — AC overshoot and undershoot definition for address and control pins

Table 25 — AC overshoot/undershoot specification for clock, data, strobe, and mask pins DQ, DQS, DM, CK, CK

Parameter	Specification		
	DDR2-400	DDR2-533	DDR2-667
Maximum peak amplitude allowed for overshoot area (See Figure 2):	0.9V	0.9V	0.9V
Maximum peak amplitude allowed for undershoot area (See Figure 2):	0.9V	0.9V	0.9V
Maximum overshoot area above VDDQ (See Figure 2).	0.38 V-ns	0.28 V-ns	0.23 V-ns
Maximum undershoot area below VSSQ (See Figure 2).	0.38 V-ns	0.28 V-ns	0.23 V-ns




Figure 67 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Power and ground clamps are required on the following input only pins:

- a) 1. BA0-BA2
- b) 2. A0-A15
- c) 3. RAS
- d)  $4.\overline{CAS}$
- e) 5. WE
- f) 6. <del>CS</del>
- g) 7. ODT
- h) 8. CKE

Table 26 — V-I characteristics for input-only pins with clamps

Voltage across clamp (V)	Minimum Power Clamp Current (mA)	Minimum Ground Clamp Current (mA)
0.0	0	0
0.1	0	0
0.2	0	0
0.3	0	0
0.4	0	0
0.5	0	0
0.6	0	0
0.7	0	0
0.8	0.1	0.1
0.9	1.0	1.0
1.0	2.5	2.5
1.1	4.7	4.7
1.2	6.8	6.8
1.3	9.1	9.1
1.4	11.0	11.0
1.5	13.5	13.5
1.6	16.0	16.0
1.7	18.2	18.2
1.8	21.0	21.0

# **Output buffer characteristics**

Table 27 — Output AC test conditions

Symbol	Parameter	SSTL_18	Units	Notes		
V <sub>OTR</sub>	Output Timing Measurement Reference Level	0.5 * V <sub>DDQ</sub>	V	1		
NOTE 1 Th	NOTE 1 The VDDQ of the device under test is referenced.					

	-			
Symbol	Parameter	SSTI_18	Units	Notes
I <sub>OH(dc)</sub>	Output Minimum Source DC Current	- 13.4	mA	1, 3, 4
1	Output Minimum Sink DC Current	13.4	mΔ	2 3 43


Table 28 — Output DC current drive

- $I_{OL(dc)}$  Output Minimum Sink DC Current 13.4 mA 2, 3, 43 NOTE 1  $V_{DDQ} = 1.7 \text{ V}$ ;  $V_{OUT} = 1420 \text{ mV}$ .  $(V_{OUT} V_{DDQ})/I_{OH}$  must be less than 21 ohm for values of  $V_{OUT}$  between  $V_{DDQ}$  and  $V_{DDQ} = 280 \text{ mV}$ .
- NOTE 2  $V_{DDO} = 1.7 \text{ V}$ ;  $V_{OUT} = 280 \text{ mV}$ .  $V_{OUT}/I_{OL}$  must be less than 21 ohm for values of  $V_{OUT}$  between 0 V and 280 mV.
- NOTE 3 The dc value of  $V_{REF}$  applied to the receiving device is set to  $V_{TT}$
- NOTE 4 The values of  $I_{OH(dc)}$  and  $I_{OL(dc)}$  are based on the conditions given in Notes 1 and 2. They are used to test device drive current capability to ensure  $V_{IH}$  min plus a noise margin and  $V_{IL}$  max minus a noise margin are delivered to an SSTL\_18 receiver. The actual current values are derived by shifting the desired driver operating point (see Section 3.3) along a 21 ohm load line to define a convenient driver current for measurement.

Description	Parameter	Min	Nom	Max	Unit	Notes
Output impedance		See full strength default driver characteristics			ohms	1
Output impedance step size for OCD calibration		0		1.5	ohms	6
Pull-up and pull-down mismatch		0		4	ohms	1,2,3
Output slew rate	Sout	1.5		5	V/ns	1,4,5,6,7,8

Table 29 — OCD default characteristics

- NOTE 1 Absolute Specifications (TOPER; VDD =  $+1.8V \pm 0.1V$ , VDDQ =  $+1.8V \pm 0.1V$ )
- NOTE 2 Impedance measurement condition for output source dc current: VDDQ = 1.7V; VOUT = 1420mV; (VOUT-VDDQ)/Ioh must be less than 23.4 ohms for values of VOUT between VDDQ and VDDQ-280mV. Impedance measurement condition for output sink dc current: VDDQ = 1.7V; VOUT = 280mV; VOUT/Iol must be less than 23.4 ohms for values of VOUT between 0V and 280mV.
- NOTE 3 Mismatch is absolute value between pull-up and pull-down, both are measured at same temperature and voltage.
- NOTE 4 Slew rate measured from vil(ac) to vih(ac).
- NOTE 5 The absolute value of the slew rate as measured from DC to DC is equal to or greater than the slew rate as measured from AC to AC. This is guaranteed by design and characterization.
- NOTE 6 This represents the step size when the OCD is near 18 ohms at nominal conditions across all process corners/variations and represents only the DRAM uncertainty. A 0 ohm value (no calibration) can only be achieved if the OCD impedance is 18 ohms +/- 0.75 ohms under nominal conditions.



- NOTE 1 DRAM output slew rate specification applies to 400MT/s & 533MT/s & 667MT/s speed bins.
- NOTE 2 Timing skew due to DRAM output slew rate mis-match between DQS / DQS and associated

Figure 68 — Output slew rate load

## DDR2 SDRAM default output driver V-I characteristics

DDR2 SDRAM output driver characteristics are defined for full strength default operation as selected by the EMRS1 bits A7-A9 = '111'. Figures 69-72 show the driver characteristics graphically, and Tables 30-33 show the same data in tabular format suitable for input into simulation tools. The driver characteristics evaluation conditions are:

- a) Nominal Default 25 °C (T case), VDDQ = 1.8 V, typical process
- b) Minimum Toper(max), VDDQ = 1.7 V, slow-slow process
- c) Maximum 0 °C (T case), VDDQ = 1.9 V, fast-fast process

#### Default output driver characteristic curves notes:

- 1) The full variation in driver current from minimum to maximum process, temperature, and voltage will lie within the outer bounding lines of the V–I curve of Figures 69-72.
- 2) It is recommended that the "typical" IBIS V–I curve lie within the inner bounding lines of the V–I curves of Figures 69-72.

Table 30 — Full strength default pulldown driver characteristics

		Pulldown	Current (mA)			
Voltage (V)	Minimum	Suggested IBIS	Suggested IBIS	Maximum		
voltage (v)	William	Target Low	Target High	Maximum		
0.0	0.00	0.00	0.00	0.00		
0.1	4.30	5.65	5.90	7.95		
0.2	8.60	11.30	11.80	15.90		
0.3	12.90	16.50	16.80	23.85		
0.4	16.90	21.20	22.10	31.80		
0.5	20.05	25.00	27.60	39.75		
0.6	22.10	28.30	32.40	47.70		
0.7	23.27	30.90	36.90	55.55		
0.8	24.10	33.00	40.90	62.95		
0.9	24.73	34.50	44.60	69.55		
1.0	25.23	35.50	47.70	75.35		
1.1	25.65	36.10	50.40	80.35		
1.2	26.02	36.60	52.60	84.55		
1.3	26.35	36.90	54.20	87.95		
1.4	26.65	37.10	55.90	90.70		
1.5	26.93	37.40	57.10	93.00		
1.6	27.20	37.60	58.40	95.05		
1.7	27.46	37.70	59.60	97.05		
1.8		37.90	60.90	99.05		
1.9				101.05		




Figure 69 — DDR2 default pulldown characteristics for full strength driver

Table 31 — Full strength default pullup driver characteristics

	Pulldown Current (mA)						
Voltage (V)	Minimum	Nominal Default	Nominal Default	Maximum			
voltage (v)	WIII III II III	Low	High	Maximum			
0.0	0.00	0.00	0.00	0.00			
0.1	4.30	5.65	5.90	7.95			
0.2	8.60	11.30	11.80	15.90			
0.3	12.90	16.50	16.80	23.85			
0.4	16.90	21.20	22.10	31.80			
0.5	20.05	25.00	27.60	39.75			
0.6	22.10	28.30	32.40	47.70			
0.7	23.27	30.90	36.90	55.55			
0.8	24.10	33.00	40.90	62.95			
0.9	24.73	34.50	44.60	69.55			
1.0	25.23	35.50	47.70	75.35			
1.1	25.65	36.10	50.40	80.35			
1.2	26.02	36.60	52.60	84.55			
1.3	26.35	36.90	54.20	87.95			
1.4	26.65	37.10	55.90	90.70			
1.5	26.93	37.40	57.10	93.00			
1.6	27.20	37.60	58.40	95.05			
1.7	27.46	37.70	59.60	97.05			
1.8		37.90	60.90	99.05			
1.9				101.05			




Figure 70 — DDR2 default pullup characteristics for full strength output driver

Table 32 — Reduced strength default pulldown driver characteristics

	Pulldown Current (mA)					
Voltage (V)	Minimum	Suggested IBIS Target Low	Suggested IBIS Target High	Maximum		
0.0	0.00	0.00	0.00	0.00		
0.1	1.72	3.24	4.11	4.77		
0.2	3.44	6.25	8.01	9.54		
0.3	5.16	9.03	11.67	14.31		
0.4	6.76	11.52	15.03	19.08		
0.5	8.02	13.66	18.03	23.85		
0.6	8.84	15.41	20.61	28.62		
0.7	9.31	16.77	22.71	33.33		
0.8	9.64	17.74	24.35	37.77		
0.9	9.89	18.38	25.56	41.73		
1.0	10.09	18.80	26.38	45.21		
1.1	10.26	19.06	26.90	48.21		
1.2	10.41	19.23	27.24	50.73		
1.3	10.54	19.35	27.47	52.77		
1.4	10.66	19.46	27.64	54.42		
1.5	10.77	19.56	27.78	55.80		
1.6	10.88	19.65	27.89	57.03		
1.7	10.98	19.73	27.97	58.23		
1.8		19.80	28.02	59.43		
1.9				60.63		




Figure 71 — DDR2 default pulldown characteristics for reduced strength drive

Table 33 — Reduced strength default pullup driver characteristics

_	Pullup Current (mA)					
Voltage (V)	Minimum	Suggested IBIS Target Low	Suggested IBIS Target High	Maximum		
0.0	0.00	0.000	0.00	0.00		
0.1	-1.72	-3.200	-3.70	-4.77		
0.2	-3.44	-6.200	-7.22	-9.54		
0.3	-5.16	-9.040	-10.56	-14.31		
0.4	-6.76	-11.690	-13.75	-19.08		
0.5	-8.02	-14.110	-16.78	-23.85		
0.6	-8.84	-16.270	-19.61	-28.62		
0.7	-9.31	-18.160	-22.20	-33.33		
0.8	-9.64	-19.770	-24.50	-37.77		
0.9	-9.89	-21.100	-26.46	-41.73		
1.0	-10.09	-22.150	-28.07	-45.21		
1.1	-10.26	-22.960	-29.36	-48.21		
1.2	-10.41	-23.610	-30.40	-50.73		
1.3	-10.54	-24.160	-31.24	-52.77		
1.4	-10.66	-24.640	-31.93	-54.42		
1.5	-10.77	-25.070	-32.51	-55.80		
1.6	-10.88	-25.470	-33.01	-57.03		
1.7	-10.98	-25.850	-33.46	-58.23		
1.8		-26.210	-33.89	-59.43		
1.9				-60.63		




Figure 72 — DDR2 default pullup characteristics for reduced strength driver

#### DDR2 SDRAM calibrated output driver V-I characteristics

DDR2 SDRAM output driver characteristics are defined for full strength calibrated operation as selected by the procedure outlined in section 2.4.3, Off-Chip Driver (OCD) Impedance Adjustment. Tables 34 and 35 show the data in tabular format suitable for input into simulation tools. The nominal points represent a device at exactly 18 ohms. The nominal low and nominal high values represent the range that can be achieved with a maximum 1.5 ohm step size with no calibration error at the exact nominal conditions only (i.e. perfect calibration procedure, 1.5 ohm maximum step size guaranteed by specification). Real system calibration error needs to be added to these values. It must be understood that these V-I curves as represented here or in supplier IBIS models need to be adjusted to a wider range as a result of any system calibration error. Since this is a system specific phenomena, it cannot be quantified here. The values in the calibrated tables represent just the DRAM portion of uncertainty while looking at one DQ only. If the calibration procedure is used, it is possible to cause the device to operate outside the bounds of the default device characteristics tables and figures. In such a situation, the timing parameters in the specification cannot be guaranteed. It is solely up to the system application to ensure that the device is calibrated between the minimum and maximum default values at all times. If this can't be guaranteed by the system calibration procedure, re-calibration policy, and uncertainty with DQ to DQ variation, then it is recommended that only the default values be used. The nominal maximum and minimum values represent the change in impedance from nominal low and high as a result of voltage and temperature change from the nominal condition to the maximum and minimum conditions. If calibrated at an extreme condition, the amount of variation could be as much as from the nominal minimum to the nominal maximum or vice versa. The driver characteristics evaluation conditions are:

- a) Nominal 25 °C (T case), VDDQ = 1.8 V, typical process
- b) Nominal Low and Nominal High 25 °C (T case), VDDQ = 1.8 V, any process
- c) Nominal Minimum Toper(max), VDDQ = 1.7 V, any process
- d) Nominal Maximum 0 °C (T case), VDDQ = 1.9 V, any process

Table 34 — Full strength calibrated pulldown driver characteristics

	Calibrated Pulldown Current (mA)					
Voltage (V)	Nominal Minimum (21 ohms)	Nominal Low (18.75 ohms)	Nominal (18 ohms)	Nominal High (17.25 l ohms)	Nominal Maximum (19 ohms)	
0.2	9.5	10.7	11.5	11.8	13.3	
0.3	14.3	16.0	16.6	17.4	20.0	
0.4	18.7	21.0	21.6	23.0	27.0	

Table 35 — Full strength calibrated pullup driver characteristics

	Calibrated Pullup Current (mA)						
Voltage (V)	Nominal Minimum (21 ohms)	Nominal Low (18.75 ohms)	Nominal (18 ohms)	Nominal High (17.25 ohms)	Nominal Maximum (18 ohms)		
0.2	-9.5	-10.7	-11.4	-11.8	-13.3		
0.3	-14.3	-16.0	-16.5	-17.4	-20.0		
0.4	-18.7	-21.0	-21.2	-23.0	-27.0		

# Table 36 — IDD specification parameters and test conditions (IDD values are for full operating range of Voltage and Temperature, Notes 1 - 5

Symbol	Conditions		Max	Units	Notes
IDD0	Operating one bank active-precharge current;  tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, \overline{CS} is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING		mA		
IDD1	Operating one bank active-read-precharge current;  IOUT = 0mA;  BL = 4, CL = CL(IDD), AL = 0;  tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD);  CKE is HIGH, \overline{CS} is HIGH between valid commands;  Address bus inputs are SWITCHING;  Data pattern is same as IDD4W			mA	
IDD2P	Precharge power-down current; All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING			mA	
IDD2Q	Precharge quiet standby current; All banks idle; tCK = tCK(IDD); CKE is HIGH, CS is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING			mA	
IDD2N	Precharge standby current;  All banks idle;  tCK = tCK(IDD);  CKE is HIGH, CS is HIGH;  Other control and address bus inputs are SWITCHING;  Data bus inputs are SWITCHING			mA	
IDD3P	Active power-down current; All banks open; tCK = tCK(IDD);	Fast PDN Exit MRS(12) = 0		mA	
	CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Slow PDN Exit MRS(12) = 1		mA	

# Table 36 — IDD specification parameters and test conditions (cont'd) (IDD values are for full operating range of Voltage and Temperature, Notes 1 - 5

Symbol	Conditions	Max	Units	Notes
IDD3N	Active standby current; All banks open;  tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING		mA	
IDD4W	Operating burst write current;  All banks open, Continuous burst writes;  BL = 4, CL = CL(IDD), AL = 0;  tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD);  CKE is HIGH, CS is HIGH between valid commands;  Address bus inputs are SWITCHING;  Data bus inputs are SWITCHING		mA	
IDD4R	Operating burst read current;  All banks open, Continuous burst reads, IOUT = 0mA;  BL = 4, CL = CL(IDD), AL = 0;  tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD);  CKE is HIGH, CS is HIGH between valid commands;  Address bus inputs are SWITCHING;  Data pattern is same as IDD4W		mA	
IDD5B	Burst refresh current;  tCK = tCK(IDD);  Refresh command at every tRFC(IDD) interval;  CKE is HIGH, CS is HIGH between valid commands;  Other control and address bus inputs are SWITCHING;  Data bus inputs are SWITCHING		mA	
IDD6	Self refresh current; CK and CK at 0V; CKE ≤ 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING		mA	
IDD7	Operating bank interleave read current; All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), tRCD = tRC(IDD), tRCD = tRRD(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as IDD4R; - Refer to the following page for detailed timing conditions		mA	

Table 36 — IDD specification parameters and test conditions (cont'd) (IDD values are for full operating range of Voltage and Temperature, Notes 1 - 5

Symbol		Conditions			Units	Notes			
NOTE 1	IDD specification	s are tested after the device is properly ini	tialized						
NOTE 2	Input slew rate	put slew rate is specified by AC Parametric Test Condition							
NOTE 3	IDD parameters	are specified with ODT disabled.							
combination	ons of EMRS bi		OQS, <mark>LDQS,</mark> UDQS, an	d UDQS. IDD	) values mus	st be met with al			
NOTE 5	Definitions for I LOW HIGH STABLE FLOATING SWITCHING	<ul> <li>Vin £ VILAC(max)</li> <li>Vin Š VIHAC(min)</li> <li>inputs stable at a HIGH or LOW level</li> <li>inputs at VREF = VDDQ/2</li> <li>inputs changing between HIGH and LC control signals, and inputs changing befor DQ signals not including masks or signals.</li> </ul>	tween HIGH and LOW	` .	,				

## **IDD** testing parameters

For purposes of IDD testing, the parameters in Table 37 are to be utilized

Table 37 — IDD testing parameters

Speed	DDR2-667	DDR2-667 DDR2-533		DDR	2-400		
Bin(CL-tRCD-tRP)	4-4-4	3-3-3	4-4-4	5-5-5	3-3-3	4-4-4	Units
CL(IDD)	4	3	4	5	3	4	tCK
tRCD(IDD)	12	11.25	15	18.75	15	20	ns
tRC(IDD)	57	56.25	60	63.75	55	65	ns
tRRD(IDD)-x4/x8	7.5	7.5	7.5	7.5	7.5	7.5	ns
tRRD(IDD)-x16	10	10	10	10	10	10	ns
tCK(IDD)	3	3.75	3.75	3.75	5	5	ns
tRASmin(IDD)	45	45	45	45	40	45	ns
tRASmax(IDD)	70000	70000	70000	70000	70000	70000	ns
tRP(IDD)	12	11.25	15	18.75	15	20	ns
tRFC(IDD)-256Mb	75	75	75	75	75	75	ns
tRFC(IDD)-512Mb	105	105	105	105	105	105	ns
tRFC(IDD)-1Gb	127.5	127.5	127.5	127.5	127.5	127.5	ns
tRFC(IDD)-2Gb	197.5	197.5	197.5	197.5	197.5	197.5	ns

#### **Detailed IDD7**

The detailed timings are shown below for IDD7. Changes will be required if timing parameter changes are made to the specification. Legend: A = Active; RA = Read with Autoprecharge; D = Deselect

#### IDD7: Operating current: All bank interleave read operation

All banks are being interleaved at minimum  ${}^{t}RC(IDD)$  without violating  ${}^{t}RRD(IDD)$  using a burst length of 4. Control and address bus inputs are STABLE during DESELECTs. IOUT = 0mA

#### Timing patterns for 4 bank devices x4/x8/x16

-DDR2-400 4/4/4: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D D D D

-DDR2-400 3/3/3: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D D

-DDR2-533 5/4/4: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D D

-DDR2-533 4/4/4: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D D

#### Timing patterns for 8 bank devices x4/x8

-DDR2-400 all bins: A0 RA0 A1 RA1 A2 RA2 A3 RA3 A4 RA4 A5 RA5 A6 RA6 A7 RA7

-DDR2-533 all bins: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D

#### Timing patterns for 8 bank devices x16

-DDR2-400 all bins: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D

-DDR2-533 all bins: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D

Table 38 — Input/output capacitance

Parameter	Symbol		2-400 2-533	DDR	2-667	DDR	22-800	
	-	Min	Max	Min	Max	Min	Max	Units
Input capacitance, CK and CK	сск	1.0	2.0	1.0	2.0	1.0	2.0	pF
Input capacitance delta, CK and CK	CDCK	х	0.25	х	0.25	х	0.25	pF
Input capacitance, all other input-only pins	CI	1.0	2.0	1.0	2.0	1.0	1.75	pF
Input capacitance delta, all other input-only pins	CDI	х	0.25	х	0.25	х	0.25	pF
Input/output capacitance, DQ, DM, DQS, DQS	CIO	2.5	4.0	2.5	3.5	2.5	3.5	pF
Input/output capacitance delta, DQ, DM, DQS, $\overline{DQS}$	CDIO	х	0.5	х	0.5	х	0.5	pF

### Electrical characteristics & AC timing for DDR2-400/533/667/800 - absolute specification

(Toper;  $V_{DDQ} = 1.8V + /-0.1V$ ;  $V_{DD} = 1.8V + /-0.1V$ )

Table 39 — Refresh parameters by device density

Parameter		Symbol	256Mb	512Mb	1Gb	2Gb	4Gb	Units	Note
Refresh to active/Refresh command time	tRFC		75	105	127.5	195	327.5	ns	1
		$0  ^{\circ}\text{C} \le T_{\text{CASE}} \le 85 ^{\circ}\text{C}$	7.8	7.8	7.8	7.8	7.8	μS	1
Average periodic refresh interval	tREFI	85 °C < T <sub>CASE</sub> ≤ 95°C	3.9	3.9	3.9	3.9	3.9	μS	1, 2

NOTE 1 If refresh timing is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.

NOTE 3 This is an optional feature. For detailed information, please refer to "operating temperature condition" chapter in this spec

Table 40 — DDR2 SDRAM standard speed bins and tCK, tRCD, tRP, tRAS and tRC for corresponding bin

Speed bin	DDR2	-800C	DDR2	-800D	DDR2	-800E	DDR2	-667C	DDR2	-667D	
CL - tRCD - tRP	4 - 4	1 - 4	5 - 5	5 - 5	6 - 6	6 - 6	4 - 4	1 - 4	5 - 5	5 - 5	Units
Parameter	min	max	min	max	min	max	min	max	min	max	
tRCD	10	-	12.5	-	15	-	12	-	15	-	ns
tRP <sup>Note1</sup>	10	-	12.5	-	15	-	12	-	15	-	ns
tRC	55	-	57.5	-	60	-	57	-	60	-	ns
tRAS	45	70000	45	70000	45	70000	45	70000	45	70000	ns
tCK @ CL=2	Opti	onal	Opti	onal	Optional		Optional		Optional		ns
tCK @ CL=3	Opti	onal	Opti	onal	Opti	onal	Opti	onal	Opti	onal	ns
tCK @ CL=4	2.5	8	3.75	8	3.75	8	3	8	3.75	8	ns
tCK @ CL=5	2.5	8	2.5	8	3	8	3	8	3	8	ns
tCK @ CL=6	Opti	onal	Opti	Optional		2.5 8		Optional		Optional	

Speed bin	DDR2	-533B	DDR2	-533C	DDR2	-400B	DDR2	-400C	
CL - tRCD - tRP	3 - 3	3 - 3	4 - 4	4 - 4	3 - 3	3 - 3	4 - 4	4 - 4	Units
Parameter	min	max	min	max	min	max	min	max	
tRCD	11.25	-	15	-	15	-	20	-	ns
tRP <sup>Note1</sup>	11.25	-	15	-	15	-	20	-	ns
tRC	56.25	-	60	-	55	-	65	-	ns
tRAS	45	7000	45	7000	40	7000	45	7000	ns
tCK @ CL=2	Opti	onal	Opti	onal	Opti	Optional		onal	ns
tCK @ CL=3	3.75	8	5	8	5	8	Opti	onal	ns
tCK @ CL=4	3.75	8	3.75	8	5	8	5	8	ns
tCK @ CL=5	Opti	onal	Opti	onal	Opti	onal	Opti	onal	ns
tCK @ CL=6	Opti	onal	Opti	onal	Opti	onal	Optional		ns

Note 1: 8 bank device Precharge All Allowance: tRP for a Precharge All command for an 8 Bank device will equal to tRP + 1 \* tCK, where tRP are the values for a single bank pre-charge, which are shown in this table.

## Table 41 — Timing parameters by speed grade (DDR2-400 and DDR2-533)

(For information related to the entries in this table, refer to both the General Notes, 1-8, and the Specific Notes, 1-28, following Table 41.)

Parameter	Symbol	DDR2-400			2-533	Units	Specific
T drameter	Oymboi	min	max	min	max	Onits	Notes
DQ output access time from CK/CK	tAC	-600	+600	-500	+500	ps	
DQS output access time from CK/CK	tDQSCK	-500	+500	-450	+450	ps	
CK high-level width	tCH	0.45	0.55	0.45	0.55	tCK	
CK low-level width	tCL	0.45	0.55	0.45	0.55	tCK	

Table 41 — Timing parameters by speed grade (DDR2-400 and DDR2-533) (cont'd)

(For information related to the entries in this table, refer to both the General Notes, 1-8, and the Specific Notes, 1-28, following Table 41.)

Parameter	Symbol	DDR	2-400	DDR2	2-533	Units	Specific
- arameter	Cymbol	min	max	min	max	Onno	Notes
CK half period	tHP	min(tCL, tCH)	х	min(tCL, tCH)	Х	ps	11,12
Clock cycle time, CL=x	tCK	5000	8000	3750	8000	ps	15
DQ and DM input setup time (differential strobe)	tDS(base)	150	х	100	х	ps	6,7,8,20, 28
DQ and DM input hold time (differential strobe)	tDH(base)	275	х	225	х	ps	6,7,8,21, 28
DQ and DM input setup time (single-ended strobe)	tDS1(base)	25	х	-25	х	ps	6,7,8,25
DQ and DM input hold time (single-ended strobe)	tDH1(base)	25	х	-25	х	ps	6,7,8,26
Control & Address input pulse width for each input	tIPW	0.6	Х	0.6	х	tCK	
DQ and DM input pulse width for each input	tDIPW	0.35	х	0.35	х	tCK	
Data-out high-impedance time from CK/CK	tHZ	х	tAC max	х	tAC max	ps	18
DQS low-impedance time from CK/CK	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18
DQ low-impedance time from CK/CK	tLZ(DQ)	2* tAC min	tAC max	2* tAC min	tAC max	ps	18
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	х	350	х	300	ps	13
DQ hold skew factor	tQHS	х	450	х	400	ps	12
DQ/DQS output hold time from DQS	tQH	tHP - tQHS	х	tHP - tQHS	х	ps	
First DQS latching transition to associated clock edge	tDQSS	- 0.25	0.25	- 0.25	0.25	tCK	
DQS input high pulse width	tDQSH	0.35	х	0.35	х	tCK	
DQS input low pulse width	tDQSL	0.35	х	0.35	х	tCK	
DQS falling edge to CK setup time	tDSS	0.2	х	0.2	х	tCK	
DQS falling edge hold time from CK	tDSH	0.2	х	0.2	х	tCK	
Mode register set command cycle time	tMRD	2	х	2	х	tCK	
Write postamble	tWPST	0.4	0.6	0.4	0.6	tCK	10
Write preamble	tWPRE	0.35	Х	0.35	х	tCK	
Address and control input setup time	tlS(base)	350	х	250	х	ps	5,7,9,22
Address and control input hold time	tlH(base)	475	х	375	х	ps	5,7,9,23
Read preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	19
Read postamble	tRPST	0.4	0.6	0.4	0.6	tCK	19
Active to active command period for 1KB page size products	tRRD	7.5	Х	7.5	х	ns	4

Table 41 — Timing parameters by speed grade (DDR2-400 and DDR2-533) (cont'd)

(For information related to the entries in this table, refer to both the General Notes, 1-8, and the Specific Notes, 1-28, following Table 41.)

Parameter	Symbol	DDR	2-400	DDR	2-533	Units	Specific
Parameter	Syllibol	min	max	min	max	Ullits	Notes
Active to active command period for 2KB page size products	tRRD	10	х	10	х	ns	4
Four Activate Window for 1KB page size products	tFAW	37.5		37.5		ns	
Four Activate Window for 2KB page size products	tFAW	50		50		ns	
CAS to CAS command delay	tCCD	2		2		tCK	
Write recovery time	tWR	15	х	15	х	ns	
Auto precharge write recovery + precharge time	tDAL	WR+tRP*	х	WR+tRP*	х	tCK	14
Internal write to read command delay	tWTR	10	х	7.5	х	ns	24
Internal read to precharge command delay	tRTP	7.5		7.5		ns	3
Exit self refresh to a non-read command	tXSNR	tRFC + 10		tRFC + 10		ns	
Exit self refresh to a read command	tXSRD	200		200		tCK	
Exit precharge power down to any non-read command	tXP	2	х	2	х	tCK	
Exit active power down to read command	tXARD	2	х	2	х	tCK	1
Exit active power down to read command (slow exit, lower power)	tXARDS	6 - AL		6 - AL		tCK	1, 2
CKE minimum pulse width (high and low pulse width)	<sup>t</sup> CKE	3		3		tCK	27
ODT turn-on delay	<sup>t</sup> AOND	2	2	2	2	tCK	
ODT turn-on	<sup>t</sup> AON	tAC(min)	tAC(max)+1	tAC(min)	tAC(max)+1	ns	16
ODT turn-on (Power-Down mode)	<sup>t</sup> AONPD	tAC(min)+2	2tCK+ tAC(max)+1	tAC(min) + 2	2tCK+ tAC(max)+1	ns	
ODT turn-off delay	<sup>t</sup> AOFD	2.5	2.5	2.5	2.5	tCK	
ODT turn-off	<sup>t</sup> AOF	tAC(min)	tAC(max)+	tAC(min)	tAC(max)+ 0.6	ns	17
ODT turn-off (Power-Down mode)	<sup>t</sup> AOFPD	tAC(min)+2	2.5tCK + tAC(max)+1	tAC(min)+2	2.5tCK+ tAC(max)+1	ns	
ODT to power down entry latency	tANPD	3		3		tCK	
ODT power down exit latency	tAXPD	8		8		tCK	
OCD drive mode output delay	tOIT	0	12	0	12	ns	
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	tIS+tCK+tIH		tIS+tCK+tIH		ns	15

Table 42 — Timing parameters by speed grade (DDR2-667 and DDR2-800)

(For information related to the entries in this table, refer to both the General Notes, 1-8, and the Specific Notes, 1-28, following this Table.)

Parameter	Symbol	DDF	22-667	DDR	2-800	Units	Specific
Falametei	Symbol	min	max	min	max	Units	Notes
DQ output access time from CK/CK	tAC	-450	450	- 400	400	ps	
DQS output access time from CK/CK	tDQSCK	-400	400	- 350	350	ps	
CK high-level width	tCH	0.45	0.55	0.45	0.55	tCK	
CK low-level width	tCL	0.45	0.55	0.45	0.55	tCK	
CK half period	tHP	min(tCL,tCH	х	min(tCL,tCH)	х	ps	11,12
Clock cycle time, CL=x	tCK	3000	8000	2500		ps	15
DQ and DM input setup time	tDS(base)	100	х		х	ps	6,7, 20, 28
DQ and DM input hold time	tDH(base)	175	х		Х	ps	6,7, 21, 28
Control & Address input pulse width for each input	tIPW	0.6	х	0.6	х	tCK	
DQ and DM input pulse width for each input	tDIPW	0.35	х	0.35	х	tCK	
Data-out high-impedance time from CK/CK	tHZ	х	tAC max	х	tAC max	ps	18
DQS low-impedance time from CK/CK	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18
DQ low-impedance time from CK/CK	tLZ(DQ)	2* tAC min	tAC max	2* tAC min	tAC max	ps	18
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	240		х		ps	13
DQ hold skew factor	tQHS	340		х	400	ps	12
DQ/DQS output hold time from DQS	tQH	tHP - tQHS	х	tHP - tQHS	х	ps	
First DQS latching transition to associated clock edge	tDQSS	- 0.25	0.25	- 0.25	0.25	tCK	
DQS input high pulse width	tDQSH	0.35	х	0.35	х	tCK	
DQS input low pulse width	tDQSL	0.35	х	0.35	х	tCK	
DQS falling edge to CK setup time	tDSS	0.2	х	0.2	х	tCK	
DQS falling edge hold time from CK	tDSH	0.2	х	0.2	х	tCK	
Mode register set command cycle time	tMRD	2	х	2	х	tCK	
Write postamble	tWPST	0.4	0.6	0.4	0.6	tCK	10
Write preamble	tWPRE	0.35	х	0.35	х	tCK	
Address and control input setup time	tlS(base)	200	х	tbd	х	ps	5,7,9,22
Address and control input hold time	tlH(base)	275	х	tbd	х	ps	5,7,9,23
Read preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	19
Read postamble	tRPST	0.4	0.6	0.4	0.6	tCK	19

Table 42 — Timing parameters by speed grade (DDR2-667 and DDR2-800) (cont'd)

(For information related to the entries in this table, refer to both the General Notes, 1-8, and the Specific Notes, 1-28, following this Table.)

Parameter	Symbol	DDI	R2-667	DDR	2-800	Units	Specific
raiailletei	Symbol	min	max	min	max	Oilits	Notes
Activate to precharge command	tRAS	45	70000	tbd	70000	ns	3
Activate to activate command period for 1KB page size products	tRRD	7.5	х	7.5	х	ns	4
Activate to activate command period for 2KB page size products	tRRD	10	х	10	х	ns	4
Four Activate Window for 1KB page size products	tFAW	37.5		35		ns	
Four Activate Window for 2KB page size products	tFAW	50		45		ns	
CAS to CAS command delay	tCCD	2		2		tCK	
Write recovery time	tWR	15	х	15	х	ns	
Auto precharge write recovery + precharge time	tDAL	WR+tRP	х	WR+tRP	х	tCK	14
Internal write to read command delay	tWTR	7.5	х	7.5		ns	24
Internal read to precharge command delay	tRTP	7.5		7.5		ns	3
Exit self refresh to a non-read command	tXSNR	tRFC + 10		tRFC + 10		ns	
Exit self refresh to a read command	tXSRD	200		200		tCK	
Exit precharge power down to any command	tXP	2	х	2	х	tCK	
Exit active power down to read command	tXARD	2	х	2	х	tCK	1
Exit active power down ti read command (slow exit, lower power)	tXARDS	7 - AL		8 - AL		tCK	1, 2
CKE minimum pulse width (high and low pulse width)	tCKE	3		3		tCK	27
ODT turn-on delay	<sup>t</sup> AOND	2	2	2	2	tCK	
ODT turn-on	<sup>t</sup> AON	tAC(min)	tAC(max)+ 0.7	tAC(min)	tAC(max) + 0.7	ns	6, 16
ODT turn-on (Power-Down mode)	<sup>t</sup> AONPD	tAC(min)+2	2tCK + tAC(max)+1	tAC(min)+2	2tCK + tAC(max)+1	ns	
ODT turn-off delay	<sup>t</sup> AOFD	2.5	2.5	2.5	2.5	tCK	
ODT turn-off	<sup>t</sup> AOF	tAC(min)	tAC(max)+ 0.6	tAC(min)	tAC(max)+ 0.6	ns	17
ODT turn-off (Power-Down mode)	<sup>t</sup> AOFPD	tAC(min)+2	2.5tCK + tAC(max)+1	tAC(min)+2	2.5tCK + tAC(max)+1	ns	
ODT to power down entry latency	tANPD	3		3		tCK	
ODT Power Down Exit Latency	tAXPD	8		8		tCK	
OCD drive mode output delay	tOIT	0	12	0	12	ns	

### Table 42 — Timing parameters by speed grade (DDR2-667 and DDR2-800) (cont'd)

(For information related to the entries in this table, refer to both the General Notes, 1-8, and the Specific Notes, 1-28, following this Table.)

Parameter	Symbol	DDI	R2-667	DDR	2-800	Units	Specific
. diamoto:	Cyco.	min	max	min	max	• · · · · ·	Notes
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	tIS+tCK+tIH		tIS+tCK+tIH		ns	15

## General notes, which may apply for all AC parameters

General Note 1 Slew Rate Measurement Levels

- a. Output slew rate for falling and rising edges is measured between VTT 250 mV and VTT + 250 mV for single ended signals. For differential signals (e.g. DQS  $\overline{DQS}$ ) output slew rate is measured between DQS  $\overline{DQS}$  = -500 mV and DQS  $\overline{DQS}$  = +500mV. Output slew rate is guaranteed by design, but is not necessarily tested on each device.
- b. Input slew rate for single ended signals is measured from dc-level to ac-level: from ViL(dc) to rising edges and from ViH(dc) and ViL(ac) for falling edges.

For differential signals (e.g.  $CK - \overline{CK}$ ) slew rate for rising edges is measured from  $CK - \overline{CK} = -250 \text{ mV}$  to  $CK - \overline{CK} = +500 \text{ mV}$  (250mV to -500 mV for falling edges).

c. VID is the magnitude of the difference between the input voltage on CK and the input voltage on  $\overline{CK}$ , or between DQS and  $\overline{DQS}$  for differential strobe.

## General Note 2 DDR2 SDRAM AC timing reference load

Figure 73 represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).




Figure 73 — AC timing reference load

The output timing reference voltage level for single ended signals is the crosspoint with VTT. The output timing reference voltage level for differential signals is the crosspoint of the true (e.g. DQS) and the complement (e.g. DQS) signal.

### General Note 3 DDR2 SDRAM output slew rate test load

Output slew rate is characterized under the test conditions as shown in Figure 74.




Figure 74 — Slew rate test load

## General Note 4 Differential data strobe

DDR2 SDRAM pin timings are specified for either single ended mode or differential mode depending on the setting of the EMRS "Enable DQS" mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timings are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at VREF. In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement,  $\overline{DQS}$ . This distinction in timing methods is guaranteed by design and characterization. Note that when differential data strobe mode is disabled via the EMRS, the complementary pin,  $\overline{DQS}$ , must be tied externally to VSS through a 20 ohm to 10 K ohm resistor to insure proper operation.




Figure 75 — Data Input (Write) Timing




Figure 76 — Data output (read) timing

**General Note 5** AC timings are for linear signal transitions. See System Derating for other signal transitions.

**General Note 6** These parameters guarantee device behavior, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.

General Note 7 All voltages referenced to VSS.

**General Note 8** Tests for AC timing, IDD, and electrical (AC and DC) characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.

## **Specific notes for dedicated AC parameters**

**Specific Note 1** User can choose which active power down exit timing to use via MRS (bit 12). tXARD is expected to be used for fast active power down exit timing. tXARDS is expected to be used for slow active power down exit timing where a lower power value is defined by each vendor data sheet.

**Specific Note 2** AL = Additive Latency

**Specific Note 3** This is a minimum requirement. Minimum read to precharge timing is AL + BL/2 providing the tRTP and tRAS(min) have been satisfied.

Specific Note 4 A minimum of two clocks (2 \* tCK) is required irrespective of operating frequency

**Specific Note 5** Timings are guaranteed with command/address input slew rate of 1.0 V/ns. See System Derating for other slew rate values.

**Specific Note 6** Timings are guaranteed with data, mask, and (DQS/RDQS in single ended mode) input slew rate of 1.0V/ns. See system System Derating for other slew rate values.

**Specific Note 7** Timings are guaranteed with CK/CK differential slew rate of 2.0 V/ns. Timings are guaranteed for DQS signals with a differential slew rate of 2.0 V/ns in differential strobe mode and a slew rate of 1V/ns in single ended mode. See System Derating for other slew rate values.

**Specific Note 8** tDS and tDH derating for DDR2-400 and DDR2-533.

∆tDS, ∆tDH derating values (All units in 'ps'; the note applies to the entire table) DQS, DQS Differential Slew Rate 1.0V/ns 4.0 V/ns 3.0 V/ns 2.0 V/ns 0.8V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns ΔtD ∆tD н S н Н S Н S н S н S н S н 2.0 125 45 125 45 125 45 1.5 83 21 83 21 83 21 95 33 --\_ 1.0 0 12 24 24 O 0 0 O 0 12 \_ 0.9 --11 -14 -11 -14 1 -2 13 10 25 22 ---\_ \_ DQ Slew 0.8 -25 -31 -13 -19 11 5 23 17 -1 -7 rate V/ns 0.7 -31 -42 -19 -30 -7 -18 5 -6 17 6 \_ 0.6 -43 ------59 -31 -47 -19 -35 -7 -23 5 -11 0.5 -74 -89 -62 -77 -50 -65 -38 -53 -0.4 -127 -140 -115 -128 -103 -116

Table 43 — DQS, DQS differential slew rate

<b>Table 44</b> —	DOG	م ماممنی	~d~d ~	James	
Table 44 —	DO2	single-e	naea s	ilew	rate

			∆tD	S1, ∆t⊑	DH1 de	erating	values	s (All u	ınits ir	ı 'ps';	the no	te app	lies to	the e	ntire ta	able)			
			DQS Single-ended Slew Rate																
		2.0 V/ns   1.5 V/ns   1.0 V/ns   0.9 V/ns   0.8 V/ns								0.7\	//ns	0.6	V/ns	0.5	V/ns	0.4	V/ns		
	L	∆tD S1	∆tD H1	∆tD S1	∆tD H1	∆tD S1	∆tD H1	∆tD S1	∆tD H1	∆tD S1	∆tD H1	∆tD S1	∆tD H1	∆tD S1	∆tD H1	∆tD S1	∆tD H1	∆tD S1	∆tD H1
	2.0																		
	1.5																		
	1.0																		
DQ	0.9																		
Slew rate	8.0																		
V/ns	0.7																		
	0.6																		
	0.5																		
	0.4																		

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value to the delta tDS and delta tDH derating value respectively. Example: tDS (total setup time) = tDS(base) + delta tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of Vih(ac)min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of Vil(ac)max. If the actual signal is always earlier than the

nominal slew rate line between shaded ' $V_{REF(dc)}$  to ac region', use nominal slew rate for derating value (See Figure 77. for differential data strobe and Figure 78 for single-ended data strobe.) If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 79 for differential data strobe and Figure 80 for single-ended data strobe)

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vil(dc)max and the first crossing of  $V_{REF(dc)}$ . Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih(dc)min and the first crossing of  $V_{REF(dc)}$ . If the actual signal is always later than the nominal slew rate line between shaded 'dc level to  $V_{REF(dc)}$  region', use nominal slew rate for derating value (see Figure 81 for differential data strobe and Figure 82 for single-ended data strobe) If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{REF(dc)}$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{REF(dc)}$  level is used for derating value (see Figure 83 for differential data strobe and Figure 84 for single-ended data strobe)

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL}(ac)$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL}(ac)$ .

For slew rates in between the values listed in Tables 44 and 45, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.





Figure 77 — Illustration of nominal slew rate for tDS (differential DQS, DQS)



NOTE 1 DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 78 — Illustration of nominal slew rate for tDS (single-ended DQS)





Figure 79 — Illustration of tangent line for tDS (differential DQS, DQS)



NOTE DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 80 — Illustration of tangent line for tDS (single-ended DQS)





Figure 81 — Illustration of nominal slew rate for tDH (differential DQS, DQS)



NOTE DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 82 — Illustration of nominal slew rate for tDH (single-ended DQS)





Figure 83 — Illustration tangent line for tDH (differential DQS, DQS)



NOTE DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 84 — Illustration tangent line for tDH (single-ended DQS)

Specific Note 9 tIS and tIH (input setup and hold) derating

Table 45 — Derating values for DDR2-400, DDR2-533.

			tIS, tIH De	rating Values	for DDR2-40	00, DDR2-533			
			C	K,CK Differer	ntial Slew Ra	te			
		2.0 \	//ns	1.5	V/ns	1.0	V/ns		
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	Units	Notes
	4.0	+187	+94	+217	+124	+247	+154	ps	1
	3.5	+179	+89	+209	+119	+239	+149	ps	1
	3.0	+167	+83	+197	+113	+227	+143	ps	1
	2.5	+150	+75	+180	+105	+210	+135	ps	1
	2.0	+125	+45	+155	+75	+185	+105	ps	1
	1.5	+83	+21	+113	+51	+143	+81	ps	1
	1.0	0	0	+30	+30	+60	60	ps	1
Com-	0.9	-11	-14	+19	+16	+49	+46	ps	1
mand/Ad- dress Slew	0.8	-25	-31	+5	-1	+35	+29	ps	1
rate	0.7	-43	-54	-13	-24	+17	+6	ps	1
(V/ns)	0.6	-67	-83	-37	-53	-7	-23	ps	1
	0.5	-110	-125	-80	-95	-50	-65	ps	1
	0.4	-175	-188	-145	-158	-115	-128	ps	1
	0.3	-285	-292	-255	-262	-225	-232	ps	1
	0.25	-350	-375	-320	-345	-290	-315	ps	1
	0.2	-525	-500	-495	-470	-465	-440	ps	1
	0.15	-800	-708	-770	-678	-740	-648	ps	1
	0.1	-1450	-1125	-1420	-1095	-1390	-1065	ps	1

Table 46 — Derating values for DDR2-667, DDR2-800

		Δ	tlS and ∆tlH	Derating Val	ues for DDR2	2-667, DDR2-	800		
CK, CK Differential Slew F					ntial Slew Ra	te			
		2.0 V/ns		1.5 V/ns		1.0 V/ns			
		∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	Units	Notes
	4.0	+150	+94	+180	+124	+210	+154	ps	1
	3.5	+143	+89	+173	+119	+203	+149	ps	1
	3.0	+133	+83	+163	+113	+193	+143	ps	1
	2.5	+120	+75	+150	+105	+180	+135	ps	1
	2.0	+100	+45	+130	+75	+160	+105	ps	1
	1.5	+67	+21	+97	+51	+127	+81	ps	1
	1.0	0	0	+30	+30	+60	+60	ps	1
Com-	0.9	-5	-14	+25	+16	+55	+46	ps	1
mand/Ad- dress Slew	0.8	-13	-31	+17	-1	+47	+29	ps	1
rate	0.7	-22	-54	+8	-24	+38	+6	ps	1
(V/ns)	0.6	-34	-83	-4	-53	+26	-23	ps	1
	0.5	-60	-125	-30	-95	0	-65	ps	1
	0.4	-100	-188	-70	-158	-40	-128	ps	1
	0.3	-168	-292	-138	-262	-108	-232	ps	1
	0.25	-200	-375	-170	-345	-140	-315	ps	1
	0.2	-325	-500	-295	-470	-265	-440	ps	1
	0.15	-517	-708	-487	-678	-457	-648	ps	1
	0.1	-1000	-1125	-970	-1095	-940	-1065	ps	1

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value to the delta tIS and delta tIH derating value respectively. Example: tIS (total setup time) = tIS(base) + delta tIS

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of Vih(ac)min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of Vil(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$  to ac region', use nominal slew rate for derating value (see Figure 85). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 86).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vil(dc)max and the first crossing of  $V_{REF(dc)}$ . Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih(dc)min and the first crossing of  $V_{REF(dc)}$ . If the actual signal is always later than the nominal slew rate line between shaded 'dc to  $V_{REF(dc)}$  region', use nominal slew rate for derating value (see Figure 87). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{REF(dc)}$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{REF(dc)}$  level is used for derating value (see Figure 88).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL}(ac)$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL}(ac)$ .

For slew rates in between the values listed in Tables 46 and 47, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.




Figure 85 — Illustration of nominal slew rate for tIS




Figure 86 — Illustration of tangent line for tIS




Figure 87 — Illustration of nominal slew rate for tlH




Figure 88 — Illustration tangent line for tlH

**Specific Note 10** The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.

**Specific Note 11** MIN ( t CL, t CH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t CL and t CH). For example, t CL and t CH are = 50% of the period, less the half period jitter ( t JIT(HP)) of the clock source, and less the half period jitter due to crosstalk ( t JIT(crosstalk)) into the clock traces.

**Specific Note 12** t QH = t HP - t QHS, where:

tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS accounts for:

- 1) The pulse duration distortion of on-chip clock circuits; and
- 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and pchannel to n-channel variation of the output drivers.

**Specific Note 13** tDQSQ: Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS /  $\overline{DQS}$  and associated DQ in any given cycle.

**Specific Note 14** DAL = WR + RU $\{tRP(ns)/tCK(ns)\}$ , where RU stands for round up.

WR refers to the tWR parameter stored in the MRS. For tRP, if the result of the division is not already an integer, round up to the next highest integer. tCK refers to the application clock period.

Example: For DDR533 at tCK = 3.75ns with tWR programmed to 4 clocks.

tDAL = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.

**Specific Note 15** The clock frequency is allowed to change during self–refresh mode or precharge power-down mode. In case of clock frequency change during precharge power-down, a specific procedure is required as described in section 2.11.

**Specific Note 16** ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from tAOND.

**Specific Note 17** ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from tAOFD.

**Specific Note 18** tHZ and tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving (tHZ), or begins driving (tLZ). Figure 89 shows a method to calculate the point when device is no longer driving (tHZ), or begins driving (tLZ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.

**Specific Note 19** tRPST end point and tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (tRPST), or begins driving (tRPRE). Figure 89 shows a method to calculate these points when the device is no longer driving (tRPST), or begins driving (tRPRE) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.




Figure 89 — Method for calculating transitions and endpoints

**Specific Note 20** Input waveform timing tDS with differential data strobe enabled MR[bit10]=0, is referenced from the input signal crossing at the  $V_{IH(ac)}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{IL(ac)}$  level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS,  $\overline{DQS}$  signals must be monotonic between Vil(dc)max and Vih(dc)min. See Figure 90.

**Specific Note 21** Input waveform timing tDH with differential data strobe enabled MR[bit10]=0, is referenced from the input signal crossing at the  $V_{IH(dc)}$  level to the differential data strobe crosspoint for a rising signal and  $V_{IL(dc)}$  to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS,  $\overline{DQS}$  signals must be monotonic between Vil(dc)max and Vih(dc)min. See Figure 90.




Figure 90 — Differential input waveform timing – tDS and tDH

**Specific Note 22** Input waveform timing is referenced from the input signal crossing at the  $V_{IH(ac)}$  level for a rising signal and  $V_{IL(ac)}$  for a falling signal applied to the device under test. See Figure 91.

Specific Note 23 Input waveform timing is referenced from the input signal crossing at the  $V_{IL(dc)}$  level for a rising signal and  $V_{IH(dc)}$  for a falling signal applied to the device under test. See Figure 91.




Figure 91 — Differential input waveform timing – tIS and tIH

Specific Note 24 tWTR is at lease two clocks (2 \* tCK) independent of operation frequency.

**Specific Note 25** Input waveform timing with single-ended data strobe enabled MR[bit10] = 1, is referenced from the input signal crossing at the VIH(ac) level to the single-ended data strobe crossing VIH/L(dc) at the start of its transition for a rising signal, and from the input signal crossing at the VIL(ac) level to the single-ended data strobe crossing VIH/L(dc) at the start of its transition for a falling signal applied to the device under test. The DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Specific Note 26 Input waveform timing with single-ended data strobe enabled MR[bit10] = 1, is referenced from the input signal crossing at the VIH(dc) level to the single-ended data strobe crossing VIH/L(ac) at the end of its transition for a rising signal, and from the input signal crossing at the VIL(dc) level to the single-ended data strobe crossing VIH/L(ac) at the end of its transition for a falling signal applied to the device under test. The DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

**Specific Note 27** tCKEmin of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any cKE transition, CKE may not transition from its valid level during the time period of tIS + 2\*tCK + tIH.

**Specific Note 28** If tDS or tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.

Page	Description of change
4	Per JCB-04-109 In Figure 4 — Stacked/Dual-Die DDR2 SDRAM x4 Ballout Added M0 designation; clarified note on stacked ball-out.
5	Per JCB-04-109 In Figure 5 — Stacked/Dual-Die DDR2 SDRAM x8 Ballout Added M0 designation; clarified note on stacked ball-out.
6	Per JCB-04-109 In Table 1 — Pin Descriptions,  • Added text to the description of Clock Enable.  "After VREF has become stablemust be maintained to this input."  • Made editorial corrections to the description of On-Die Termination.  • Reworded the first sentence in the description of Bank Address Inputs.  • Made editorial corrections to the description of Address Inputs.  • Added explanatory text for differential DQS signals and single-ended DQS signals to the Data Strobe description.
8	Per JCB-04-066 In Table 6 — 4Gb, Added the Row Address, Column Address, and page size to the configuration table.
9	Per JCB-04-109 In Figure 6 — DDR2 SDRAM Simplified State Diagram, Made editorial changes to the state diagram. Changed MRS to (E)MRS in the labels and legend.
10	Per JCB-04-109 In Section 2.2.1, Power Up and Initialization, In Step 1 of the Power-Up and Initialization Sequence, added the sentence, "The power voltage ramp timeVDD-VDD1<0.3 volts." Added "without and slope reversal" to the three statements of the second set of conditions.
11	Per JCB-04-109 In Figure 7 — Initialization Sequence after Power Up, Added tIS to the timing lines for CKE and ODT.
12	Per JCB-04-030 In Figure 8 — DDR2 SDRAM Mode Register Set (MRS), For CAS Latency, changed the value for 110 from Reserved to 6.
12	Per JCB-04-109 In Figure 8 — DDR2 SDRAM Mode Register Set (MRS),  • For Write Recovery for Autoprecharge, changed DDR to DDR2 in the device delineation.  • For CAS Latency, added the "speed bin determined" note to latencies 3, 5, and 6.
12	Per JCB-04-109 In Subsection 2.4.2.1 EMRS(1), At the beginning of the sixth sentence, changed "Mode register contents" to "Extended mode register(1) contents".
13	Per JCB-04-109 In Figure 9 — EMRS(1) Programming, Resequenced the notes, from using letters to using numbers.

Page	Description of change
13	Per JCB-04-060 In Figure 9 — EMRS(1) Programming, For Rtt (nominal), changed the value for 11 from Reserved to 50 ohm. Added note 2.
13	Per JCB-04-109 In Figure 9 — EMRS(1) Programming, For Output Driver Impedance Control.  Changed the term "Normal" to "Full strength," and the term "Weak" to "Reduced strength."  Removed the column, "Driver Size"
14	Per JCB-04-036 In Section 2.4.2.4, EMRS(2) Added descriptive paragraph.
14	Per JCB-04-036 In Figure 10 — EMRS(2) Programming, Added tables and notes for the following.  • MRS mode  • High Temperature Self-Refresh Rate Enable
14	Per JCB-04-109 In Figure 10 — EMRS(2) Programming, Added tables and notes for the following.  Partial Array Self Refresh for 4 Banks Partial Array Self Refresh for 8 Banks
17	Per JCB-04-109 In Figure 13 — OCD Adjust Mode,  • Reduced the width of the first DQS_in pulse.  • Added ac and dc voltage level indications to tDS and tDH in DTo of timing line DQ_in.
18	Per JCB-04-109 In Figure 15 — Functional Representation of ODT, Added Switch 3
18	Per JCB-04-109 In Figure 16 — ODT Timing for Active/Standby Mode,  • Added tlS to the timing line for CKE.  • Added ac voltage level indications to tlS in the timing lines for ODT.
19	Per JCB-04-109 In Figure 17 — ODT Timing for Power Down Mode, Added ac voltage level indications to tIS in the timing lines for ODT.
20	Per JCB-04-109 In Figure 18 — ODT Timing Mode Switch at Entering Power Down Mode, Added ac voltage level indications to tIS in the timing lines for ODT.
21	Per JCB-04-109 In Figure 19 — ODT Timing Mode Switch at Exiting Power Down Mode, Added ac voltage level indications to tIS in the timing lines for CKE and ODT.

Page	Description of change
22	Per JCB-04-013 In Section 2.5, Bank Activate Command, For the first bullet item, 8 Bank Device Sequential Bank Activation Restriction, reworded the text to incorporate the timing parameter tFAW.
23	Per JCB-04-109 In Figure 21 — Example 1: Read Followed by a Write to the Same Bank, Removed the reference to tRAC from the timing line for DQ.
23	Per JCB-04-109 In Figure 22 — Example 2: Read Followed by a Write to the Same Bank, Removed the reference to tRAC from the timing line for DQ.
24	Per JCB-04-109 In Table 9 — Burst Length and Sequence Restructured the table into two parts, one for burst length of 4, and the other for burst length of 8.
26	Per JCB-04-109 In Figure 26 — Burst Read Followed by a Burst Write: RL = 5, WL = (RL-1) = 4, BL = 4 Modified the pulse width during time Tn+3 for the timing line DQS/DQS.
28	Per JCB-04-109 In Figure 29 — Data Input (Write) Timing Added ac voltage level indications to tDS and tDH in the timing lines for DQ and DM.
28	Per JCB-04-109 In Figure 30 — Burst Write Operation: RL = 5 (AL=2, CL=3), WL = 4, WR = 3, BL = 4 Modified the figure to illustrate two cases:  Case 1: with tDQSS(max)  Case 2: with tDQSS(min).
28	Per JCB-04-109 In Figure 31 — Burst Write Operation: RL = 3 (AL=0, CL=3), WL = 2, WR = 2, BL = 4 Modified the pulse width during time T1 for the timing line DQS/DQS.
29	Per JCB-04-109 In Figure 32 — Burst Write followed by Burst Read: RL = 5 (AL=2, CL=3), WL = 4, tWTR = 2, BL = 4 Modified the pulse width during time T1 for the timing line DQS/DQS.
29	Per JCB-04-109 In Figure 33 — Seamless Burst Write Operation: RL = 5, WL = 4, BL = 4 Modified the pulse width during time T3 for the timing line DQS/DQS.
31	Per JCB-04-109 In Figure 35 — Write Data Mask, Added ac and dc voltage level indications to tDS and tDH in the timing line for DM.
31	Per JCB-04-109 In Table 10 — Write Data Mask,  Corrected the label of column 3, from BA0 to BA1.  Corrected the label of column 4, from BA1 to BA0.

Page	Description of change
32	Per JCB-04-109 In Section 2.7.1, Burst Read Followed by Precharge, In the first sentence, changed "bank = AL + BL/2 clocks" to "bank = AL + BL/2 + max(RTP,2) - 2 clocks".
32	Per JCB-04-109 In Figure 36 — Example 1: Burst Read Operation Followed by Precharge: Modified the pulse width during time T3 for the timing line DQS/DQS.
33	Per JCB-04-109 In Figure 37 — Example 2: Burst Read Operation Followed by Precharge: Modified the pulse width during time T3 for the timing line DQS/DQS.
35	Per JCB-04-109 In Figure 41 — Example 1: Burst Write followed by Precharge: WL = (RL-1) =3. Modified the pulse width during time T2 for the timing line DQS/DQS.
35	Per JCB-04-109 In Figure 42 — Example 2: Burst Write followed by Precharge: WL = (RL-1) =4. Modified the pulse width during time T3 for the timing line DQS/DQS.
39	Per JCB-04-109 In Figure 47 — Burst Write with Auto-Precharge (tRC Limit): WL = 2, tWR =2, BL = 4, tRP=3. Modified the pulse width during time T1 for the timing line DQS/DQS.
39	Per JCB-04-109 In Figure 48 — Burst Write with Auto-Precharge (tWR + tRP): WL = 4, tWR =2, BL = 4, tRP=3. Modified the pulse width during time T3 for the timing line DQS/DQS.
39	Per JCB-04-109 Added Table 11 — Precharge & Auto Precharge Clarifications.
40	Per JCB-04-019 In Section 2.10, Self Refresh Operation Added clarifying text.  Sentences 1, 2, 7, 9, 10, 12, 14, 15, 18, 21, and 22 are new.  Sentence 17 has been changed from "for proper operation." to "for proper operation, except for self refresh reentry."
41	Per JCB-04-109 In Figure 50 — Self Refresh Operation Added ac voltage level indications to tIS and tIH in the timing lines for CKE, ODT, and CMD.
41	Per JCB-04-035 In Section 2.11, Power-Down, Added two sentences to the second paragraph: "DRAM design guaranteesCKE intensive applications".

Page	Description of change
42	Per JCB-04-035 In Figure 51 — Basic Power Down Entry and Exit Timing Diagram  Changed the label "tCKE" to "tCKE(min)".  Changed the Command sequence (starting from the left, discounting the Don't Cares) from VALID, NOP, NOP, VALID, VALID, VALID to VALID, NOP, NOP, NOP, VALID, VALID-or-NOP  Removed the graphic representations of unmeasured time passage that were between each of the commands on the Command line.  At "Enter Power-Down mode," removed the tCKE label and associated line from the time interval between the first and second commands.  At "Enter Power-Down mode," extended the tCKE(min) line to include the entire time interval between the second and third commands.  At "Exit Power-Down mode," extended the tXARDS line to include the entire time interval between the third and fifth commands, and beyond.  At "Exit Power-Down mode," extended the tCKE(min) line to include the entire time interval between the third and sixth commands.
42	Per JCB-04-035 Added the following figure and renumbered the subsequent figures. Figure 52 — Example 1 of CKE Intensive Environment
43	Per JCB-04-035 Added the following figure and renumbered the subsequent figures. Figure 53 — Example 2 of CKE Intensive Environment
43	Per JCB-04-109 In Figure 54 — Read to Power Down Entry, Added tIS to the timing lines for CKE in the top and bottom portions of the figure.
44	Per JCB-04-109 In Figure 55 — Read with Autoprecharge to Power Down Entry, Added tIS to the timing lines for CKE in the top and bottom portions of the figure.
44	Per JCB-04-109 In Figure 56 — Write to Power Down Entry, Added tIS to the timing lines for CKE in the top and bottom portions of the figure.
45	Per JCB-04-109 In Figure 57 — Write with Autoprecharge to Power Down Entry, Added tIS to the timing lines for CKE in the top and bottom portions of the figure.
45	Per JCB-04-109 In Figure 58 — Refresh Command to Power Down Entry, Added tIS to the timing line for CKE.
45	Per JCB-04-109 In Figure 59 — Active Command to Power Down Entry, Added tIS to the timing line for CKE.
46	Per JCB-04-109 In Figure 60 — Precharge/Precharge-All Command to Power Down Entry, Added tIS to the timing line for CKE.

Page	Description of change
46	Per JCB-04-109 In Figure 61 — MRS/EMRS Command to Power Down Entry, Added tIS to the timing line for CKE.
46	Per JCB-04-109 In Figure 62 — Asynchronous CKE Low Event, Added tIS to the timing line for CKE.
47	Per JCB-04-109 In Figure 63 — Clock Frequency Change in Precharge Power Down Mode  • Added tlS to the timing line for CKE.  • Added tlH to the timing line for ODT.
48	Per JCB-04-109 In Table 12 — Command Truth Table, Changed column heading from "BA0, BA1, BA2" to "BA0 - BAx". Changed column heading from "A15 - A11" to "Axx - A11"
48	Per JCB-04-029 In Table 12 — Command Truth Table, Added Note 8.
49	Per JCB-04-109 In Table 13 — Clock Enable (CKE) Truth Table for Synchronous Transitions, Expanded Note 11.
49	Per JCB-04-029 In Table 13 — Clock Enable (CKE) Truth Table for Synchronous Transitions, Added Note 16.
50	Per JCB-04-109 In Table 15 — Absolute Maximum DC Ratings,
51	Per JCB-04-109 In Table 16 — Recommended DC Operating Conditions (SSTL_1.8),  Removed the third and fourth rows, which provided values for VDD and VDDL with typical ratings of 2.5 V.  Removed Notes 5 and 7.  Changed Note 1 to a general, unnumbered statement.  Renumbered the remaining notes as 1 through 4.  Changed the Note reference for VDDL and VDDQ from 6 to 4.
51	Per JCB-04-109 Added Table 17 — Operating Temperature Conditions,
52	Per JCB-04-060 In Table 18 — ODT DC Electrical Characteristics,  • Added row three, Rtt effective impedance value for EMRS(A6,A2)=1,1; 50 ohm.  • Added Note 2

Page	Description of change
52	Per JCB-04-061 In Table 18 — ODT DC Electrical Characteristics, For row four, Deviation of VM with respect to VDDQ/2  Changed the value of MIn from -3.75 to -6.  Changed the value of Max from +3.75 to +6.
52	Per JCB-04-109 In Table 20 — Input AC Logic Level, Added a Heading, "DDR2-400, DDR2-533, over the existing Min and Max columns. Added Min and Max columns and heading for "DDR2-667, DDR2-800".
52	Per JCB-04-109 In Table 21 — AC Input Test Conditions, In Note 2  Changed "from V <sub>IL(dc)</sub> max to V <sub>IH(ac)</sub> min for rising edges" to "from V <sub>REF</sub> to V <sub>IH(ac)</sub> min for rising edges".  Changed "from V <sub>IH(dc)</sub> min to V <sub>IH(ac)</sub> max for falling edges" to "from V <sub>REF</sub> to V <sub>IL(ac)</sub> max for falling edges".
53	Per JCB-04-109 The table labeled "Differential Input DC Logic Level" (Table 18 in JESD79-2A) has been removed.
53	Per JCB-04-109 In Figure 64 — AC Input Test Signal Waveform, In the equation for Falling Slew, changed "V <sub>IH(dc)</sub> min" to "V <sub>REF</sub> ".  In the equation for Rising Slew, changed "V <sub>IL(dc)</sub> max" to "V <sub>REF</sub> ".
54	Per JCB-04-109 In Table 24 — AC Overshoot/Undershoot Specification for Address and Control Pins A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT,  Changed all of the values in the table.  Added an explanatory note for the new values.
56	Per JCB-04-109 Changed the unnumbered heading from "Output Buffer Levels" to "Output Buffer Characteristics"
56	Per JCB-04-109 In Table 27 — Output AC Test Conditions, • Removed V <sub>OH</sub> and V <sub>OL</sub> rows. • Removed Class II
56	Per JCB-04-109 In Table 28 — Output DC Current Drives, Removed Class II
56	Per JCB-04-006 In Table 29— OCD Default Characteristics, • For Output Slew Rate, added the parameter, min and max values, and references to Notes 6, 7, & 8. • Added Note 7 • Added Note 8

Page	Description of change
56	Per JCB-04-109 In Table 29— OCD Default Characteristics,  • For Output Impedance, replaced the min, nom, and max values with a notation to see the full strength default driver characteristics; removed the reference to Note 2.  • In Note 1, replaced "0°C £ TCASE £ +tbd°C" with "TOPER".  • In Note 6, added Figure 68 — Output Slew RAte Load
57	Per JCB-04-109 In unnumbered heading, <b>DDR2 SDRAM Default Output Driver V–I Characteristics</b> For the evaluation condition: Minimum , changed "TBD <sup>o</sup> C (T case)" to "T <sub>OPER(max)</sub> ".
60	Per JCB-04-109  • Added Table 32 — Reduced Strength Default Pulldown Driver Characteristics,  • Added Figure 71 — DDR2 Default Pulldown Characteristics for Reduced Strength Drive.
61	Per JCB-04-109  Added Table 33 — Reduced Strength Default Pullup Driver Characteristics,  Added Figure 72 — DDR2 Default Pullup Characteristics for Reduced Strength Drive.
62	Per JCB-04-109 In unnumbered heading, <b>DDR2 SDRAM Calibrated Output Driver V–I Characteristics</b> For the evaluation condition: Nominal Minimum, changed "TBD °C (T case)" to "T <sub>OPER(max)</sub> ".
65	Per JCB-04-010 In Table 37 — IDD Testing Parameters,  • For t <sub>RC(IDD)</sub> , changed the value of DDR2-400 Bin 3-3-5 from 60 to 55.  • For t <sub>RASmin(IDD)</sub> , changed the value of DDR2-400 Bin 3-3-5 from 45 to 40.
65	Per JCB-04-010 In unnumbered heading, <b>Detailed IDD7</b> Under <b>Timing Patterns for 4 bank devices x4/x8/x16</b> Changed "-DDR2-400 3/3/3: A0A3 RA3 D D D D D" to "-DDR2-400 3/3/3: A0A3 RA3 D D D"
65	Per JCB-04-109 In unnumbered heading, <b>Detailed IDD7</b> Under <b>Timing Patterns for 8 bank devices x4/x8</b> Replaced the single line, covering both DDR2-400 and DDR2-533 devices, with two lines.
66	Per JCB-04-109 In Table 38 — Input/Output Capacitance, Split the combined column for DDR2-667 and DDR2-800 into two columns.
66	Per JCB-04-109 Added "/800" to unnumbered heading, Electrical Characteristics & AC Timing for DDR2-400/533/667/800 - Absolute Specification,
66	Per JCB-04-109 In the line following unnumbered heading, <b>Electrical Characteristics &amp; AC Timing for DDR2-400/533/667/800 - Absolute Specification</b> , Changed " $0 \text{ °C} \le T_{\text{CASE}} \le xx \text{ °C"}$ to " $T_{\text{OPER}}$ "

Page	Description of change
66	Per JCB-04-058 In Table 39 — Refresh Parameters by Device Density, For parameter tRFC, changed the value for 4Gb from "TBD" to "327.5".
66	Per JCB-04-109 In Table 39 — Refresh Parameters by Device Density,  • For parameter tREFI, split the values row into two rows, dependant on operating temperature.  • Added Note 2,
66	Per JCB-04-109 In Table 40 — DDR2 SDRAM Standard Speed Bins and tCK, tRCD, tRP, tRAS and tRC for Corresponding Bin, Restructured the table to add DDR2-800C, D, and E, and 667D.
67	Per JCB-04-062 In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533), For parameter tDS,  • Added "(differential strobe)" to the parameter name,  • Added "(base)" to the symbol,  • Changed the DDR2-400 min value from 400 to 150,  • Changed the DDR2-533 min value from 350 to 100,  • Referenced Note 20.  For parameter tDH,  • Added "(differential strobe)" to the parameter name,  • Added "(base)" to the symbol,  • Changed the DDR2-400 min value from 400 to 275,  • Changed the DDR2-533 min value from 350 to 225,  • Referenced Note 21.
67	Per JCB-04-109 In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533), Added rows for tDS1(base) and tDH1(base).
67	Per JCB-04-015 In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533), Added reference to Note 18 for tHZ, tLZ(DQS), and tLZ(DQ).
67	Per JCB-04-014 In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533), Added the parameter, DQS low-impedance time from CK/CK, symbol tLZ(DQS). For tLZ  Changed the parameter name to "DQ low-impedance time from CK/CK".  Changed the symbol to tLZ(DQ)
68	Per JCB-04-011 In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533), Removed the row for the parameter, Write Preamble Setup Time, symbol tWPRES.
68	Per JCB-04-109 In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533), For the parameter, Write Preamble, symbol tWPRE.  Changed the DDR2-400 min value from 0.25 to 0.35, Changed the DDR2-533 min value from 0.25 to 0.35,

Page	Description of change
68	Per JCB-04-064 In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533), For parameter tIS,  • Added "(base)" to the symbol,  • Changed the DDR2-400 min value from 600 to 350,  • Changed the DDR2-533 min value from 500 to 250,  • Referenced Note 22.  For parameter tIH,  • Added "(base)" to the symbol,  • Changed the DDR2-400 min value from 600 to 475,
68	<ul> <li>Changed the DDR2-533 min value from 500 to 375,</li> <li>Referenced Note 23.</li> <li>Per JCB-04-015</li> <li>In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533),</li> <li>For parameter Read Preamble, symbol tRPRES, added a reference to Note 19.</li> <li>For parameter Read Postamble, symbol tRPST, added a reference to Note 19,</li> </ul>
68	Per JCB-04-109 In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533), Removed the row for the parameter, Active to Precharge Command, symbol tRAS, which is now located in Table 40 — DDR2 SDRAM Standard Speed Bins and tCK, tRCD, tRP, tRAS and tRC for Corresponding Bin.
68	Per JCB-04-109 In Table 41 — Timing Parameters by Speed Grade (DDR2-400 and DDR2-533), Added rows for 1KB and 2KB page sizes of tFAW.
69	Per JCB-04-109 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), Changed column heading from "DDR2-SS800" to "DDR2-800".
69	Per JCB-04-109 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), For parameter tAC,  • Added the DDR2-800 min value: -400,  • Added the DDR2-800 max value: 400,  For parameter tDQSCK,  • Added the DDR2-800 min value: -350,  • Added the DDR2-800 max value: 350,  For parameter tDS,  • Added "(base)" to the symbol,  • Added the DDR2-667 min value: 100,  • Referenced Note 20.  For parameter tDH,  • Added "(base)" to the symbol,  • Added the DDR2-667 min value: 175,  • Referenced Note 21.  For parameter tDQSQ,
	<ul> <li>Added the DDR2-667 min value: 240,</li> <li>For parameter tQHS,</li> <li>Added the DDR2-667 min value: 340,</li> </ul>

Page	Description of change
69, 70	Per JCB-04-015 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), Added reference to Note 18 for tHZ, tLZ(DQS), and tLZ(DQ).
70	Per JCB-04-014 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), Added the parameter, DQS low-impedance time from CK/CK, symbol tLZ(DQS). For tLZ  Changed the parameter name to "DQ low-impedance time from CK/CK".  Changed the symbol to tLZ(DQ)
70	Per JCB-04-011 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), Removed the row for the parameter, Write Preamble Setup Time, symbol tWPRES.
70	Per JCB-04-064 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), For parameter tIS,  • Added "(base)" to the symbol,  • Added the DDR2-667 min value: 200,  • Referenced Note 22. For parameter tIH,
	<ul> <li>Added "(base)" to the symbol,</li> <li>Added the DDR2-667 min value: 275,</li> <li>Referenced Note 23.</li> </ul>
70	Per JCB-04-015 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), • For parameter Read Preamble, symbol tRPRES, added a reference to Note 19. • For parameter Read Postamble, symbol tRPST, added a reference to Note 19,
70	Per JCB-04-109 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), Added rows for 1KB and 2KB page sizes of tFAW.
70	Per JCB-04-109 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), For tWTR, referenced Note 24.
71	Per JCB-04-109 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), For tXARDS.  Changed the DDR2-667 min value from 6 - AL to 7 - AL.  Changed the DDR2-800 min value from TBD to 8 - AL,
71	Per JCB-04-109 In Table 42 — Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), For tXARDS.  Changed the DDR2-667 min value from 6 - AL to 7 - AL.  Changed the DDR2-800 min value from TBD to 8 - AL,  For tAON.  Changed the DDR2-800 mAX value from tAC(max) + 1 to tAC(max) + 0.7.  Added reference to Note 6,

Page	Description of change
71	Per JCB-04-109 In General Note 1-b, Changed "from VREF - 125 mV to VREF + 250 mV for rising edges and from VREF + 125 mV and VREF - 250 mV for falling edges" to "from VIL(dc) to VIH(ac) for rising edges and from VIH(dc) and VIL(ac) for falling edges.
72	Per JCB-04-109 In Figure 75 — Data Input (Write) Timing,  Reduced the width of the first DQS_in pulse.  Added ac and dc voltage level indications to tDS and tDH in the timing lines for DQ and DM.
74	Per JCB-04-062 In Specific Note 8, Replaced "TBD" with the text, tables, and figures for tDS and tDH derating.
84	Per JCB-04-064 In Specific Note 9, Replaced "TBD" with the text, tables, and figures for tIS and tIH derating.
90	Per JCB-04-006 In Specific Note 13, Changed "output drivers of any given cycle." with "output drivers as well as output slew rate mismatch between DQS/DQS and associated DQ in any given cycle."
90	Per JCB-04-109 In Specific Note 14, Explanatory text rewritten to clarify the terms of the equation. The example provided is unchanged.
90	Per Editorial Decision  Note 18 in 79-2A is renumbered as Specific Note 28 in 79-2B,  References in Tables 41 and 42 changed accordingly.
90	Per JCB-04-015  • Added Specific Note 18, for tHZ and tLZ.  • Added Specific Note 19, for tRPST and tRPRE.
91	Per JCB-04-062  • Added Specific Note 20, for tDS.  • Added Specific Note 21, for tDH.
91	Per JCB-04-064  • Added Specific Note 22, for tIS.  • Added Specific Note 23, for tIH.
92	Per JCB-04-64  Added Specific Note 24, for tWTR.  Added Specific Note 25, for tDS1(base).  Added Specific Note 26, for tDH1(base).  Added Specific Note 27, for tCKE.

JEDEC Standard No. 79-2B Page 104

