



Advanced  
Micro  
Devices

# Interfacing the Am79C90 C-LANCE to 8-Bit Microprocessors

*Application Note*

---

---

# TABLE OF CONTENTS



---

<b>Introduction</b> .....	<b>1</b>
<b>Overview</b> .....	<b>1</b>
<b>Design Concepts</b> .....	<b>1</b>
<b>DMA Control Sequencer</b> .....	<b>2</b>
<b>Z80B INTERFACE</b> .....	<b>2</b>
<b>Address Bus Interface</b> .....	<b>4</b>
<b>Data Bus Interface</b> .....	<b>5</b>
<b>Write Operation</b> .....	<b>6</b>
<b>Read Operations</b> .....	<b>6</b>
<b>C-LANCE Read Operation</b> .....	<b>6</b>
<b>C-LANCE Write Operation</b> .....	<b>6</b>
<b>Control Bus Interface</b> .....	<b>6</b>
<b>Memory Considerations</b> .....	<b>11</b>
<b>Address Bus Interface</b> .....	<b>14</b>
<b>Data Bus Interface</b> .....	<b>15</b>
<b>Write Operation</b> .....	<b>15</b>
<b>Read Operation</b> .....	<b>15</b>
<b>C-LANCE Read Operation</b> .....	<b>17</b>
<b>C-LANCE Write Operation</b> .....	<b>17</b>
<b>Control Bus Interface</b> .....	<b>17</b>
<b>Memory Considerations</b> .....	<b>23</b>
<b>Address Bus Interface</b> .....	<b>26</b>
<b>Data Bus Interface</b> .....	<b>26</b>
<b>Write Operation</b> .....	<b>27</b>
<b>Read Operations</b> .....	<b>28</b>
<b>C-LANCE Read Operation</b> .....	<b>28</b>
<b>C-LANCE Write Operation</b> .....	<b>28</b>
<b>Control Bus Interface</b> .....	<b>28</b>
<b>Memory Considerations</b> .....	<b>30</b>
<b>Conclusions</b> .....	<b>33</b>
<b>Address Bus Interface</b> .....	<b>35</b>
<b>Data Bus Interface</b> .....	<b>35</b>
<b>Control Bus Interface</b> .....	<b>35</b>
<b>Memory Considerations</b> .....	<b>35</b>
<b>Appendix A AM80C188 Interface</b> .....	<b>A-1</b>

---

## LIST OF FIGURES

Figure 1.	Conceptual Block Diagram	1
Figure 2.	DMA Control Sequencer Block Diagrams	2
Figure 3.	Z80B Interface Block Diagram	3
Figure 4.	Z80B and Clock Generator	3
Figure 5.	Z80B Address Bus Interface	4
Figure 6.	Z80B Data Bus Interface	5
Figure 7.	Z80B PAL Devices #1 and #2	6
Figure 8.	Z80B DMA Control Interface	7
Figure 9.	C-LANCE to Z80B Byte Word Transfer Cycle Timing Diagram	8
Figure 10.	Z80B to Am79C90 Interface PAL Device #1	8
Figure 11.	Z80B to Am79C90 Interface PAL Device #2	9
Figure 12.	Z80B to Am79C90 Interface PAL Device #3	10
Figure 13.	Z80B to Am79C90 Interface PAL Device #4	11
Figure 15.	Am8088 Interface Block Diagram	13
Figure 16.	Am8088 and Support Logic	14
Figure 18.	Am8088 Data Bus Interface	16
Figure 19.	Am8088 PAL Devices #1 and #2	17
Figure 20.	Am8288 DMA Control Interface	18
Figure 21.	RQ/GT-HOLD/HACK Converter Timing Diagram	19
Figure 22.	C-LANCE to Am8088 Byte and Word Transfer Timing Diagram	19
Figure 23.	Am8088 to Am79C90 Interface PAL Device #1	20
Figure 24.	Am8088 to Am79C90 Interface PAL Device #2	21
Figure 25.	Am8088 to Am79C90 Interface PAL Device #3	22
Figure 26.	Am8088 to Am79C90 Interface PAL Device #4	23
Figure 27.	MC68008 Interface Block Diagram	25
Figure 28.	MC68008 and Clock	26
Figure 29.	MC68008 Address Bus Interface	26
Figure 30.	MC68008 Data Bus Interface	27
Figure 31.	MC68008 PAL Devices #1 and #2	28
Figure 32.	MC68008 DMA Control Interface	29
Figure 33.	C-LANCE to MC68008 Byte and Word Transfer Timing Diagram	30
Figure 34.	MC68008 to Am79C90 Interface PAL Device #1	30
Figure 35.	MC68008 to Am79C90 Interface PAL Device #2	31
Figure 36.	MC68008 to Am79C90 Interface PAL Device #3	32
Figure 37.	MC68008 to Am79C90 Interface PAL Device #4	33
Figure A-1	AM80C188 to Am79C90 Interface MACH Device	A-2

# Interfacing the Am79C90 C-LANCE to 8-Bit Microprocessors

## Application Note



### INTRODUCTION

This application note shows the conceptual and realistic implementation of interfaces between the Am79C90 CMOS Local Area Network Controller for Ethernet (C-LANCE) and three popular 8-bit microprocessors with byte-wide memory data busses. This paper differs from previous application notes in two significant ways.

First, earlier application notes only showed 8-bit microprocessors interfaced to the C-LANCE via 16-bit memory data busses. But the reason for choosing an 8-bit over a 16-bit microprocessor in relatively small, cost sensitive systems is that an eight-bit wide memory reduces cost by requiring only half the number of memory devices compared to a 16-bit wide memory. The upcoming 256K x 1 DRAM will bring this cost advantage even to 256K byte systems. This manufacturing cost advantage warrants investigating the interface of the C-LANCE not only to 8-bit microprocessors but also to a byte-wide memory bus.

Second, many earlier papers describe the microprocessor to C-LANCE interface on a conceptual level, employing blocks labeled buffers or control. Such a perspective is excellent from a casual reader's standpoint, but somewhat vague and ineffective from an actual designer's viewpoint. So this application note illustrates not only the major function blocks but also the detailed logic implementation and subtle nuances within each critical block for three currently popular 8-bit microprocessors—Z80B, 8088, and 68008.

The logic implementation for the Z80B, Am8088, and the MC68008 microprocessors are discussed in the following three sections. The memory and SIA/Transceiver blocks have been deemphasized in order to highlight the important aspects of the C-LANCE interface. In addition, the logic designs presented have not been minimized in order to clearly show the system partitioning and the logic functionality. An actual design could be optimized by a slight reorganization of the block implementation.

### OVERVIEW

#### Design Concepts

The general block diagram (Figure 1) shows several major system blocks common to all three designs. As we progress through this paper, the large conceptual blocks will be broken down into their integral sections. This will show their commonality in design methodology which will be used to relate and create new logic ideas and implementations.

Programmable Array Logic (PAL Devices) are used extensively in the designs in order to provide maximum design flexibility and lowest component count. With the aid of this high level of logic integration, the resultant peripheral interface permits the C-LANCE to appear as a coprocessor device sitting on the microprocessor's local data bus.




Figure 1. Conceptual Block Diagram

## DMA Control Sequencer

In order to completely comprehend the implementation of the coprocessor-like interface, it is crucial to understand the Direct Memory Access (DMA) Control Sequencer portion of the Control Bus Interface which converts each word operation into two separate byte transfers. This DMA interface is common to all three designs and consists of two sub-blocks (Figure 2, A), a Control Signal Interface and a Gray Code State Sequencer, each realized with a PAL device (Figure 2, B).

The Control Signal Interface consists of an AmPAL22V10 to match and convert the various control strobes required between the C-LANCE and each individual microprocessor.


The State Sequencer section uses an AmPAL16R8 to generate a four-bit Gray code state sequence (0, 1, 3, 2, 6, 7, 5, 4, C, D, F, E, A, B, 9, 8, 0) to the AmPAL22V10 signal controller. A Gray code sequence was chosen to prevent glitches on the PAL device's gated control output terms during state machine transitions (ref. 1 pp. 364-371). Complete details for this important interface are given for each specific design.

## Z80B INTERFACE

The Z80B to Am79C90 design can be broken down into three major sections: address, data, and control. The majority of the components used in the interface are bus transceivers, latches, registers and PAL devices (Figure 3). Following this discussion, a few insights to memory requirements and boundary conditions are presented.

The Z80B is operated at its maximum clock frequency of 6 MHz when a 24 MHz crystal is connected to the Am8127 Clock Generator (Figure 3). The fast operating cycle time allows for minimum interrupt response latency and efficient packet/message handling. For simplicity of design, the Z80 interrupt mode 1 is used for this configuration. An Am9519A-1 Interrupt Controller can easily be added if a more complex interrupt vectoring structure is required.

The control bits in the C-LANCE's control status register 3 (CSR3) should be programmed to BCON = 1, BSWP = 0 and ACON = 0.



07442A-2

Figure 2. DMA Control Sequencer Block Diagrams




Figure 3. Z80B Interface Block Diagram




Figure 4. Z80B and Clock Generator


## Address Bus Interface

A major concern when using a Z80 processor is that the memory addressing range may be insufficient to accommodate the volume of code needed to support the upper-level Ethernet protocols and transmit/receive buffers. If this is the case, a memory-mapper can be added using an Am29705A Dual-Port RAM.

A simpler solution is bank switching using an I/O-mapped output port as an address bank register which contains the higher order bits needed to expand the memory address range. To accomplish this and keep the component count to a minimum, an Am29825 Octal Register is used instead of a 74LS273 and 74LS244

(Figure 5). The register clear allows the Z80B to start execution from a known state (Bank 0) after reset. The output enable makes the bank addresses go into a high-impedance state during C-LANCE DMA operations. The Am29845 provides a readback path for the bank addresses during bank switching operations.

Let's next examine the address generation for C-LANCE DMA operations. The C-LANCE multiplexes the lower order addresses (A00–A15) on the DAL lines during the early part of a data transfer cycle. In order to save these addresses, two Am29841 10-bit Latches are used to capture the addresses during ALE high time.



07442A-5

Figure 5. Z80B Address Bus Interface

The four extra latches are used to hold the four high order addresses (A16–A19) in order to increase the drive capability of these address lines. The high and low order C-LANCE addresses are then combined with the bank and Z80B addresses on the system address bus. C-LANCE address bit 0 is not directly connected to the system address bus, but instead is first taken to the signal control PAL device (as seen in Figure 6) for byte/word polarity control, and then connected to the system address bus.

## Data Bus Interface

The data bus interface performs two major functions. It maps the C-LANCE's 16-bit data bus into the Z80B's

8-bit side memory bus. It also acts as a byte funnel, collecting two bytes of data from the 8-bit memory bus and presenting them as a single word to the C-LANCE's word wide data bus. As a result of these two functions, the data bus interface can be viewed as two independent sections.

When the Z80B accesses the C-LANCE's CSRs, two devices, an Am2952 Bidirectional I/O Register and the Am2949 Bidirectional Bus Transceiver (Figure 6) are required. To the Z80B, the Am2952 appears to be an 8-bit I/O register which acts as a temporary low byte storage buffer during I/O operations to the C-LANCE.




Figure 6. Z80B Data Bus Interface

07442A-6



Z80B to C-LANCE operations are as follows:

### Write Operation

1. Write low byte of I/O word to the Am2952.
2. Write high byte of I/O word to C-LANCE via the Am2949.

### Read Operations

1. Read high byte of I/O word from the C-LANCE via the Am2949.
2. Read low byte of I/O word from Am2952.

This low byte I/O register is a simple and effective method to prevent contamination of I/O data by DMA operations initiated between I/O byte transfers (remember that the Z80 has only byte I/O instructions).

During C-LANCE DMA transfers, two 8-bit memory data read operations are converted into, what appears to the C-LANCE as a single 16-bit data read. A single 16-bit C-LANCE write operation is converted into two 8-bit memory write transfers. The circuit consists of two Am2956 Octal Latches and the Am2949, sharing the first function (Figure 6). The functional operation is as follows:

### C-LANCE Read Operation

1. Read and store low byte of data from memory into Am2956 device A.
2. Read high byte of data from memory and present both bytes to the C-LANCE to complete word read.

### C-LANCE Write Operation

1. Write low byte of data to memory via Am2956 device B.
2. Write high byte of data to memory via Am2949 to complete write cycle.

DMA byte operations enable only the buffer corresponding to the byte of the word being transferred.

The control portion of the data bus interface consists of a single AmPAL22V10 (Figure 7, B), which generates I/O chip select to the C-LANCE, I/O strobes for the C-LANCE's low byte I/O port, and buffer control signals necessary to enable the direction and state of the bus transceiver and latches. A second AmPAL22V10 (Figure 7, A) generates the control strobes for the address bank register and four spare I/O chip selects. The remaining three outputs of this PAL device are used to synchronize the Z80B INT, NMI and BUSRQ control signals to prevent the occurrence of any potential metastable conditions. Refer to the respective PAL device equations for additional information.

### Control Bus Interface

As mentioned in the overview, the control interface consists of two PAL devices, an AmPAL16R8 and an AmPAL22V10. The two PAL devices provide state sequencing strobe conditioning and signal synchronization between the Z80B and the C-LANCE during both I/O and DMA operations (Figure 8).

The AmPAL16R8 generates a Gray code state sequence referenced to the C-LANCE's 10 MHz TCLK and enabled only during a DMA operation when the DAS is active. State variables 1–4 (SQ1–SQ4) are sent to the AmPAL22V10 for strobe conditioning. State variable 0 (SQ0) is used not only to generate the other four state variables, but also to provide a convenient 5 MHz 50% duty cycle clock. In addition, this device generates Hold Acknowledge synchronization to the C-LANCE and the address latches in order to minimize address bus contention.




Figure 7. Z80B PAL Devices #1 and #2

The AmPAL22V10 signal controller generates all the strobes needed to perform and synchronize I/O and DMA transfers. During I/O operations, it generates C-LANCE DAS and READ signals from the RD and WR signals of the Z80B. Also, it enables the C-LANCE's output READY signal to the Z80B's WAIT signal by reclocking it through the Am8127. This synchronizes I/O data transfers.

The AmPAL22V10 really proves its versatility during C-LANCE DMA operations. The device not only generates the Z80B MREQ, RD, and WR memory control signals, but also controls the C-LANCE's operational cycle length and A00B polarity for byte/word transfers. Byte operations complete unaffected while word operations are stretched to accommodate for conversion to two sequential byte transfers.

A word transfer appears as two byte transfers. The first transfer cycle begins when DAS is asserted. This

causes MREQ and RD to go active for a read cycle or MREQ and WR (during Gray code state 1) to go active for a write cycle. At the end of the first transfer cycle, the memory controls are deactivated and A00B is driven high. Continuing, states 6 and 7 provide an idle period (200 ns) for dynamic RAMs to meet RAS precharge.

The second transfer cycle starts in state 5 with MREQ and RD or WR being asserted. The READY signal is also activated in preparation for termination of the current word transfer cycle. At the end of the second transfer, DAS is negated causing READY, MREQ, and RD or WR to be deasserted for the next operation cycle. The MREQ, RD and WR strobes closely follow those of the Z80B, but these waveforms can be widened or tightened depending upon system memory requirements. Refer to the timing diagram (Figure 9) and the PAL device equations (Figures 10, 11, 12, and 13). These equations can be a bit tricky.





Figure 8. Z80B DMA Control Interface



07442A-9

Figure 9. C-LANCE to Z80B Byte Word Transfer Cycle Timing Diagram

AmPAL22V10

Z80B TO Am79C90 INTERFACE PAL DEVICE #1

Z80 SYNCHRONIZATION INTERFACE AND DECODER PAL DEVICE

VERSION 1.0

MOSCLK /NMIR /INTR /HOLD A08 A07 A06 /RD /WR /IORQ /M1 GND

/RESET /HLDA /CSSP0 /CSSP1 /CSSP2 /CSSP3 /REBANK /WRBANK /NMI /INT /BUSRQ VCC

RDBANK = /HLDA\*/M1\*IORQ\*A08\*A07\*/A06\*RD ;READ ADDRESS BANK REGISTER

WRBANK = /HLDA\*/M1\*IORQ\*A08\*A07\*/A06\*WR ;WRITE ADDRESS BANK REGISTER

CSSP0 = /HLDA\*/M1\*IORQ\*A08\*/A07\*A06 ;SPARE I/O CHIP SELECT 0

CSSP1 = /HLDA\*/M1\*IORQ\*A08\*/A07\*/A06 ;SPARE I/O CHIP SELECT 1

CSSP2 = /HLDA\*/M1\*IORQ\*/A08\*A07\*A06 ;SPARE I/O CHIP SELECT 2

CSSP3 = /HLDA\*/M1\*IORQ\*/A08\*A07\*/A06 ;SPARE I/O CHIP SELECT 3

NMI := NMIR\*/RESET ;NONMASK INT SYNCHRONIZATION

INT := INTR\*/RESET ;INTERRUPT SYNCHRONIZATION

BUSRQ := HOLD\*/RESET ;BUS REQUEST SYNCHRONIZATION

DESCRIPTION

GENERATES I/O CHIP SELECTS AND SYNCHRONIZES INPUT Z80B SIGNALS.

07442A-10

Figure 10. Z80B to Am79C90 Interface PAL Device #1

AmPAL22V10

Z80B TO Am79C90 INTERFACE PAL DEVICE #2

C-LANCE BUS CONTROL PAL DEVICE

VERSION 1.0

NC A08 A07 A06 A00 /RD /WR /IORQ /M1 /HLDA NC GND

NC NC /RDHI /WRHI /RDLO /WRLO LE /WR7990 /RD7990L /WR7990L /CS7990 VCC

```

WRHI      = /HLDA*/M1*IORQ*A08*A07*A06*A00*RD ;I/O READ HIGH BYTE
           + HLDA*A00*WR                        ;DMA MEMORY WRITE HIGH BYTE

RDHI      = /HLDA*/M1*IORQ*A08*A07*A06*/A00*WR ;I/O WRITE HIGH BYTE
           + HLDA*RD                            ;DMA MEMORY READ HIGH BYTE

WRLO      = HLDA*/A00*WR                        ;DMA MEMORY WRITE LOW BYTE

RDLO      = HLDA*RD                            ;DMA MEMORY READ LOW BYTE

/LE       = /HLDA + A00 + /RD                  ;DMA MEMORY READ LOW BYTE

CS7990    = /HLDA*/M1*IORQ*A08*A07*A06*A00     ;SELECT Am79C90 C-LANCE

RD7990L   = /HLDA*/M1*IORQ*A08*A07*A06*/A00*RD ;READ Am79C90 LOW I/O PORT

WR7990L   = /HLDA*/M1*IORQ*A08*A07*A06*/A00*WR ;WRITE Am79C90 LOW I/O PORT

WR7990    = /HLDA*/M1*IORQ*A08*A07*A06*A00*WR  ;OUTPUT LOWER BYTE OF I/O PORT

```

DESCRIPTION

CONTROLS THE DATA PATH INTERFACE BETWEEN THE C-LANCE AND Z80B.

07442A-11

**Figure 11. Z80B to Am79C90 Interface PAL Device #2**

```

AmPAL16R8
Z80B TO Am79C90 INTERFACE PAL DEVICE #3
DMA GRAY CODE STATE SEQUENCER PAL DEVICE
VERSION 1.0

TCLK /DAS /RESET /BUSAK NC NC NC NC NC GND
GND HOLDA /HLDA NC /SQ4 /SQ3 /SQ2 /SQ1 /SQ0 VCC

SQ0      := /SQ0*DAS*BUSAK*/RESET          ;GRAY CODE STATE 0

SQ1      := /SQ0*/SQ1*DAS*BUSAK*/RESET      ;GRAY CODE STATE 1
          + SQ0* SQ1*DAS*BUSAK*/RESET

SQ2      := SQ0* SQ1*/SQ2*DAS*BUSAK*/RESET   ;GRAY CODE STATE 2
          + /SQ0* SQ2*DAS*BUSAK*/RESET
          + /SQ1* SQ2*DAS*BUSAK*/RESET

SQ3      := SQ0*/SQ1* SQ2*/SQ3*DAS*BUSAK*/RESET ;GRAY CODE STATE 3
          + /SQ0* SQ3*DAS*BUSAK*/RESET
          + SQ1* SQ3*DAS*BUSAK*/RESET
          + SQ2* SQ3*DAS*BUSAK*/RESET

SQ4      := SQ0*/SQ1*/SQ2*/SQ4*DAS*BUSAK*/RESET ;GRAY CODE STATE 4
          + SQ0* SQ4*DAS*BUSAK*/RESET
          + SQ1* SQ4*DAS*BUSAK*/RESET
          + SQ2* SQ4*DAS*BUSAK*/RESET

HLDA      := BUSAK*/RESET                    ;HOLD ACK ACTIVE LOW

/HOLDA     := /BUSAK + RESET                  ;HOLD ACK ACTIVE HIGH

DESCRIPTION

GENERATES GRAY CODE STATE SEQUENCES AND SYNCHRONIZES HOLD ACK.

```

07442A-12

**Figure 12. Z80B to Am79C90 Interface PAL Device #3**

AmPAL22V10

Z80B TO Am79C90 INTERFACE PAL DEVICE #4

SIGNAL CONDITIONER PAL DEVICE

VERSION 1.0

NC /IORQ /CS7990 A00 /HLDA NC BYTE /SQ4 /SQ3 /SQ2 /SQ1 GND

ALE /RD /WR /MREQ A00B RDY NC NC /READY /DAS READ VCC

IF (/HLDA)	READ	=	RD	;I/O READ STATUS
IF (/HLDA)	DAS	=	RD + WR	;I/O DATA STROBE
IF (HLDA)	READY	=	BYTE*/ALE	;DMA READY SIGNAL
		+	/BYTE*DAS*/SQ1*/SQ2*SQ3	
		+	/BYTE*DAS*/SQ2*SQ3*/SQ4	
		+	/BYTE*DAS*SQ4	
	RDY	:=	MREQ	;CPU WAIT SIGNAL
		+	/CS7990*IORQ	
		+	CS7990*READY	
IF (HLDA)	A00B	=	BYTE*A00	;DMA A00 POLARITY
		+	/BYTE*SQ3	
		+	/BYTE*SQ4	
IF (HLDA)	/MREQ	=	/DAS	;DMA MREQ SIGNAL
		+	SQ2*SQ3*/SQ4	
IF (HLDA)	/RD	=	/READ	;DMA READ STROBE
		+	/DAS	
		+	SQ2*SQ3*/SQ4	
IF (HLDA)	WR	=	BYTE*/READ*DAS*SQ2	;DMA WRITE STROBE
		+	BYTE*/READ*DAS*SQ3	
		+	BYTE*/READ*DAS*SQ4	
		+	/BYTE*/READ*DAS*SQ2*/SQ3*/SQ4	
		+	/BYTE*/READ*DAS*/SQ1*/SQ2*SQ3	
		+	/BYTE*/READ*DAS*/SQ2*SQ3*SQ4	

DESCRIPTION

CONVERTS Am79C90 CONTROL SIGNALS TO Z80B CONTROL SIGNALS

07442A-13

**Figure 13. Z80B to Am79C90 Interface PAL Device #4**

## Memory Considerations

When designing the memory control interface, special considerations should be taken since there are two unrelated synchronous events occurring simultaneously. This is especially evident when attempting to design an interface for dynamic RAMs. This interface should be of an asynchronous nature. For the Z80B, this interface is not very complicated. It can be built with one AmPAL22V10 and a delay line (Figure 11).

An additional memory timing constraint, the dynamic RAM refresh cycle time, must be examined.

To meet the worst case condition, the following inequality must hold:

$$2 \text{ ms}/128 \geq (16m+4) \times 100 \text{ ns} + (19+n) \times p$$

where:

m equals the number of TCLKs per byte transfer cycle. The 4 refers to the 4 TCLKs for DMA synchronization,


n equals the number of Z80B memory waits per EX (SP), HL instruction,

p equals the Z80B clock period in nanoseconds.

For  $n = 0$  and  $p = 165 \text{ ns}$ , this implies that  $m \leq 7.5$

Therefore, each DMA byte transfer must be less than 8 TCLKs in order to provide sufficient dynamic RAM refresh. The design discussed uses only 6 TCLKs.

For  $n = 0$  and  $p = 250 \text{ ns}$ , this implies that  $m \leq 6.5$  which means that at 4 MHz, only 6 TCLKs are allowed.




07442A-14

**Figure 14. Z80B Memory Interface**

## Am8088 INTERFACE

The Am8088 to Am79C90 interface is the simplest of all three designs examined here. It can be divided into three major sections: address, data, and control. Most of the devices used in the interface are bus transceivers,

latches, registers, and control PAL devices (Figure 15). A few helpful suggestions are given to aid in the design of the memory interface at the end of this section.



07442A-15


Figure 15. Am8088 Interface Block Diagram



The Am8088 is operated in MAX mode (Figure 16) and is surrounded by its usual interface devices: the Am8284A Clock Generator, the Am8288 Bus Controller, and the Am8259A Interrupt Controller (ref #3 for more system information). The Am8088's clock frequency can be either 5, 8, or 10 MHz depending on the particular Am8088 (i.e. -2 or -1) and peripheral devices chosen. The faster clock frequencies allow quicker

interrupt response and more efficient packet/message/status handling. The Am8259A generates a vector to an interrupt handling routine after receiving and acknowledging an interrupt request from the C-LANCE.

The control bits in the C-LANCE's control status register 3 (CSR3) should be programmed to BCON = 1, BSWP = 0 and ACON = 0.



07442A-16

**Figure 16. Am8088 and Support Logic**



## Data Bus Interface

The data bus interface performs two major functions. It maps the C-LANCE's 16-bit data bus into the Am8088's 8-bit wide memory bus, and it acts as a byte funnel collecting two bytes of data from the 8-bit memory bus and presenting it as a single word to the C-LANCE's word wide data bus. With the aid of the LOCK instruction prefix and word I/O instructions, it is possible to combine both functions into the same set of buffers/latches and eliminate the necessity for a low byte I/O port.

Am8088 accesses to the C-LANCE's CSR's are carried out by three devices, an Am8287 bus transceiver and two Am8282 octal latches (Figure 18). To the Am8088, these three devices appear to be a single word I/O port with the Am8287 connected to the high byte of the word

and the two Am8282's to the low byte. Am8088 to Lance I/O operations are as follows:


### Write Operation

1. Locked I/O word write to even Am79C90 I/O address.

### Read Operation

1. Locked I/O word read from odd Am79C90 I/O address.

The Locked I/O instruction provides mutually exclusive access to the transceiver and latches for both I/O and DMA operations, thereby, preventing any destructive data contamination. The circuit used for I/O accesses is also used for DMA operations.



07442A-18

Figure 18. Am8088 Data Bus Interface

During C-LANCE DMA transfers, two 8-bit memory data read operations are converted into, what appears to the C-LANCE as a single 16-bit data read operation. A 16-bit C-LANCE write operation is converted into two 8-bit memory write transfers. The functional sequence is as follows:

#### C-LANCE Read Operation

1. Read and store low byte of data from memory into Am8282 device A.
2. Read high byte of data from memory and present both bytes to the C-LANCE to complete word read.

#### C-LANCE Write Operation

1. Write low byte of data to memory via Am8282 device B.
2. Write high byte of data to memory via Am8287 to complete write cycle.

DMA byte operations enable only the buffer corresponding to the byte of the word being transferred

The control portion of the data bus interface consists of a single AmPAL22V10. This PAL device (Figure 19, B) generates I/O Chip Select to both the C-LANCE and the Am8259, and provides the I/O and DMA bus buffer control signals necessary to enable the direction and state of the bus transceiver and latches. Refer to the PAL device equations for detailed information.

#### Control Bus Interface

As described in the overview, the control interface consists of two PAL devices, an AmPAL16R6 and AmPAL22V10. The two PAL devices provide state sequencing strobe conditioning and signal synchronization between the Am8088 and the

C-LANCE during both I/O and DMA operations (Figure 20).

Since the C-LANCE data interface resides on the Am8088's local bus, it is necessary to produce the request/grant (RQ/GT) protocol in order to gain control of the local data and address busses. To accomplish this task, a HOLD/HLDA to RQ/GT converter was implemented in an AmPAL16R6 (Figure 19, A). This PAL device takes HOLD from the C-LANCE and, with a few registers and outputs, generates the Am8088's RQ/GT line (with two outputs RQ and RL). In addition, this PAL device synchronizes the TEST, INT and NMI signals to meet the setup and hold times required by the Am8088. (See the RQ/GT timing diagram (Figure 21) and PAL device equations for more details.)

The AmPAL16R8 generates a Gray code state sequence referenced to the C-LANCE's 10 MHz TCLK and enabled only during a DMA operation when the DAS is active. State variables 1–4 (SQ1–SQ4) are sent to AmPAL22V10 for strobe conditioning. State variable 0 (SQ0) is used to generate the other four state variables, and also provides a convenient 5 MHz 50% duty cycle clock. In addition, this device generates hold acknowledge synchronization to the C-LANCE and the address latches to minimize address bus contention.

The AmPAL22V10 signal controller generates all the strobes needed to perform and synchronize I/O and DMA transfers. During I/O operations, it generates C-LANCE DAS and READ signals from the IORC and AIOWC signals of the Am8288. It also converts the C-LANCE's READY signal to the Am8088's READY signal via reclocking through the Am8284A in order to synchronize I/O data transfers.





Figure 19. Am8088 PAL Devices #1 and #2

The AmPAL22V10 really proves its versatility during C-LANCE DMA operations. The device not only generates the Am8088 RD signal and Am8288 MRDC, MWTC, and AMWTC memory control signals, but also controls the C-LANCE's operational cycle length and A00B polarity for byte/word transfers. Byte operations proceed unaffected while word operations are stretched to accommodate for conversion to two sequential byte transfers.

A word transfer appears as two byte transfers. The first transfer cycle begins when DAS is asserted. This causes MRDC and RD to go active for a read cycle or AMWTC and MWTC to go active for a write cycle. At the end of the first transfer cycle, the memory controls are deactivated and the A00B is driven high. Continuing,


states 6 and 7 provide an idle period (200ns) to meet the RAS precharge requirement of dynamic RAMs.

The second transfer cycle starts in state 5 with MRDC and RD or AMWTC and MWTC being asserted. The READY signal is also activated in preparation for termination of the current word transfer cycle. At the end of the second transfer, DAS is negated which causes READY, MRDC, and RD or AMWTC and MWTC to be deasserted for the next operation cycle. The MRDC, RD, AMWTC, and MWTC strobes closely follow those of the Am8088 and Am8288, but these waveforms can be modified depending upon system memory timing requirements. Refer to the DMA timing diagram (Figure 22) and the PAL device equations (Figures 23, 24, 25, and 26). The equations can be a bit difficult to understand at first.




07442A-20

**Figure 20. Am8288 DMA Control Interface**



07442A-21

Figure 21. RQ/GT-HOLD/HACK Converter Timing Diagram



07442A-22

Figure 22. C-LANCE to Am8088 Byte and Word Transfer Timing Diagram

```

AmPAL16R6
Am8088 TO Am79C90 INTERFACE PAL DEVICE #1
DMA ARBITRATION AND SYNCHRONIZATION PAL DEVICE
VERSION 1.1

/CLK RESET /NMIR INTR /HOLD /TESTIN NC NC NC GND
GND /RQ /HACK /Q1 /Q2 /NMI INT /TEST /RL VCC

TEST      :=  TESTIN*/RESET      ;TEST INPUT SYNCHRONIZATION

/NMI       :=  /NMIR + RESET      ;NOMASK INT SYNCHRONIZATION

/INT       :=  /INTR + RESET      ;INTERRUPT SYNCHRONIZATION

Q1         :=  HOLD*/RESET        ;HOLD STATE 1

Q2         :=  Q1*/RESET          ;HOLD STATE 2

HACK       :=  Q2*HACK*/RESET      ;HOLD ACK GENERATION
            +  Q2*RQ*RL*/RESET

IF (Q1*/Q2*/RESET)    RQ = Q1*/Q2*/RESET    ;DMA REQUEST OUTPUT

IF (/Q1*Q2*/RESET)    RL = /Q1*Q2*/RESET    ;DMA RELEASE OUTPUT

DESCRIPTION

CONVERTS HOLD/HOLD ACK TO REQUEST/GRANT DMA REQUEST. ALSO SYNCRHONIZES
INTERRUPT AND TEST INPUT SIGNALS TO THE Am8088.

```

07442A-23

**Figure 23. Am8088 to Am79C90 Interface PAL Device #1**

```

AmPAL22V10
Am8088 TO Am79C90 INTERFACE PAL DEVICE #2
PERIPHERAL CHIP SELECT DECODER AND C-LANCE DATA BUS CONTROL PAL DEVICE
VERSION 1.0

NC A15 A14 A00 /HLDA READ /DAS /IOWC S2 NC GND
NC LE1 /WRLO LEO /RDLO /ENHI /WRHI /CS7990 /CS8259 /CSSPARE1 /CSSPARE0 VCC

CS8259  =  /HLDA*/S2*/A15*A14                      ;Am8259 CHIP SELECT

CS7990  =  /HLDA*/S2*/A15*/A14*A00                  ;Am79C90 CHIP SELECT

WRHI    =  /HLDA*/S2*/A15*/A14*A00*IOWC             ;I/O HIGH BYTE READ
+        HLDA*/READ                                  ;DMA HIGH BYTE WRITE

ENHI    =  /HLDA*/S2*/A15*/A14*A00*IOWC             ;I/O HIGH BYTE READ
+        /HLDA*/S2*/A15*/A14*A00*A1OWC             ;I/O HIGH BYTE WRITE
+        HLDA*DAS*A00                               ;DMA HIGH BYTE TRANSFER

RDLO    =  /HLDA*/S2*/A15*/A14*A00*A1OWC             ;I/O LOW BYTE WRITE
+        HLDA*READ*DAS                              ;DMA LOW BYTE READ

WRLO    =  /HLDA*S2*/A15*/A14*/A00*IOWC             ;I/O LOW BYTE READ
+        HLDA*/READ*DAS*/A00                       ;DMA LOW BYTE WRITE

LE0     =  /HLDA*/S2*/A15*/A14*/A00*A1OWC             ;I/O LOW BYTE READ
+        HLDA*READ*DAS*/A00                       ;DMA LOW BYTE WRITE

LE1     =  /HLDA*/S2*/A15*/A14*A00*IOWC             ;I/O LOW BYTE READ
+        HLDA*/READ*DAS*/A00                       ;DMA LOW BYTE WRITE

CSSPARE0 = /HLDA*/S2*A15*/A14                      ;SPARE I/O CHIP SELECT 0

CSSPARE1 = /HLDA*/S2*A15*A14                      ;SPARE I/O CHIP SELECT 1

DESCRIPTION

GENERATES PERIPHERAL CHIP SELECTS AND CONTROLS C-LANCE DATA BUS INTERFACE
BUFFERS

```

07442A-24

**Figure 24. Am8088 to Am79C90 Interface PAL Device #2**



```

AmPAL16R8
Am8088 TO Am79C90 INTERFACE PAL DEVICE #3
DMA GRAY CODE STATE SEQUENCER PAL DEVICE
VERSION 1.0

TCLK /DAS RESET /HACK NC NC NC NC NC GND
GND /AEN /HLDA NC /SQ4 /SQ3 /SQ2 /SQ1 /SQ0 VCC

SQ0      := /SQ0*DAS*HACK*/RESET           ;GRAY CODE STATE 0

SQ1      := /SQ0*/SQ1*DAS*HACK*/RESET       ;GRAY CODE STATE 1
          +   SQ0* SQ1*DAS*HACK*/RESET

SQ2      := SQ0* SQ1*/SQ2*DAS*HACK*/RESET    ;GRAY CODE STATE 2
          + /SQ0* SQ2*DAS*HACK*/RESET
          + /SQ1* SQ2*DAS*HACK*/RESET

SQ3      := SQ0*/SQ1* SQ2*/SQ3*DAS*HACK*/RESET ;GRAY CODE STATE 3
          + /SQ0* SQ3*DAS*HACK*/RESET
          + SQ1* SQ3*DAS*HACK*/RESET
          + /SQ2* SQ3*DAS*HACK*/RESET

SQ4      := SQ0*/SQ1*/SQ2*/SQ4*DAS*HACK*/RESET ;GRAY CODE STATE 4
          + /SQ0* SQ4*DAS*HACK*/RESET
          + SQ1* SQ4*DAS*HACK*/RESET
          + SQ2* SQ4*DAS*HACK*/RESET

HLDA     := HACK*/RESET                     ;HOLD ACK ACTIVE LOW

AEN      := /HACK + RESET                   ;HOLD ACK ACTIVE HIGH

DESCRIPTION

GENERATES GRAY CODE STATE SEQUENCES AND SYNCHRONIZES HOLD ACK.

```

07442A-25

**Figure 25. Am8088 to Am79C90 Interface PAL Device #3**

AmPAL22V10

Am8088 TO Am79C90 INTERFACE PAL DEVICE #4

SIGNAL CONDITIONER PAL DEVICE

VERSION 1.0

ALE88 /IORC /CS7990 A00 /AEN AIOWC BYTE /SQ4 /SQ3 /SQ2 /SQ1 GND  
 ALE /RD /MWTC /MRDC A00B RDY1 /AMWTC ALESYS /READY /DAS READ VCC

IF (AEN)	READ	= RD	; I/O READ STATUS
IF (AEN)	DAS	= IORC + AIOWC	; I/O DATA STROBE
IF (/AEN)	READY	= BYTE*/ALE + /BYTE*DAS*/SQ1*/SQ2*SQ3 + /BYTE*DAS*/SQ2*SQ3*SQ4 + /BYTE*DAS*SQ4	; DMA READY SIGNAL
IF (CS7990)	RDY1	= READY	; I/O WAIT SIGNAL
IF (/AEN)	A00B	= BYTE*A00 + /BYTE*SQ3 + /BYTE*SQ4	; DMA A00 POLARITY
IF (/AEN)	/MRDC	; /READ + /DAS + SQ2*SQ3*/SQ4	; DMA MEMORY READ ; STROBE
IF (/AEN)	/RD	= /READ + /DAS + SQ2*SQ3*/SQ4	; DMA READ STROBE
IF (/AEN)	/MWTC	= READ + /DAS + SQ2*SQ3*/SQ4	; DMA MEMORY WRITE ; STROBE
IF (/AEN)	AMWTC	= BYTE*/READ*DAS*SQ2 + BYTE*/READ*DAS*SQ3 + BYTE*/READ*DAS*SQ4 + /BYTE*/READ*DAS*SQ2*/SQ3*/SQ4 + /BYTE*/READ*DAS*/SQ1*/SQ2*SQ3 + /BYTE*/READ*DAS*/SQ2*SQ3*SQ4	; DMA ADVANCED MEMORY ; WRITE STROBE
	ALESYS	= ALE + ALE88 + SQ2*SQ3*/SQ4	; ADDRESS LATCH ENABLE ; GENERATION

DESCRIPTION

CONVERTS Am79C90 CONTROL SIGNALS TO Am8088 CONTROL SIGNALS

07442A-26

**Figure 26. Am8088 to Am79C90 Interface PAL Device #4**

## Memory Considerations

When considering the memory architecture for this C-LANCE system, it is important to remember why the Am8088 processor was chosen. An overriding concern was to keep the memory cost low by using an 8-bit memory data path. Keeping this in mind, it is quite obvious that an odd number (usually one) of each type of byte-wide memory devices would be prudent. In most small or cost-sensitive systems, a single EPROM and a single bank of dynamic RAM is the minimum achievable.

The designer should use the higher density ROMs or EPROMs (i.e. Am27128, Am27256, or Am27512) in order to provide an upgrade path for more complex software functions and to permit the faster Am8088's to run without memory waits. For dynamic RAMs a memory bank (64 K x 8 bits) of eight (or nine) 64 K x 1 DRAMs could be implemented with the Am2968/69/70 family of

dynamic RAM controllers. If additional buffer space is required for increased packet/message buffering, the memory is quadrupled by substituting 256 K x 1 DRAMs for the 64 K x 1 DRAMs Reference suggested memory organization diagram. Here are three suggestions for dynamic RAM refresh:


1. The processor periodically accessing memory locations initiated by a Non-Maskable Interrupt.
2. Using an external DMA controller (i.e. an Am9517A) to periodically access and refresh memory (as done on the IBM PC).
3. Using a standalone dynamic RAM controller. Modifying the state sequence to match its particular requirements.

Whichever choice is made, the interface described is flexible enough to be tailored to fit the interface constraints.

## MC68008 INTERFACE

The MC68008 to Am79C90 design is very similar to the Z80B interface described earlier and is also partitioned into three major sections: address, data and control. Most of the components used in the interface are bus

transceivers, latches, registers and PAL devices (Figure 27). The end of this Section makes a few suggestions in regards to fast memory requirements.




07442A-27

**Figure 27. MC68008 Interface Block Diagram**

The MC68008 can operate at 8, 10 or 12.5 MHz clock frequencies depending on the speed selection of the MC68008 and the external crystal oscillator used (Figure 28). The simplest and most economical method is to operate the MC68008 at 10 MHz using the C-LANCE's TCLK as reference. Higher clock rates allow for minimum interrupt response latency and more efficient packet/message/status handling. There should


not be any difficulties with interrupt response time even with an 8 MHz device. C-LANCE is not dependent on interrupt response time for packet reception or transmission.

The control bits in the C-LANCE's control status register 3 (CSR3) should be programmed to BCON=0, BSWP=1 and ACON=0.



07442A-28

**Figure 28. MC68008 and Clock**



07442A-29

**Figure 29. MC68008 Address Bus Interface**

## Address Bus Interface

The MC68008 has the simplest address interface because it does not multiplex its address. Therefore, all 20-bits of address can be taken directly to the system address bus.

Now, let's examine the address generation for C-LANCE DMA operations. The C-LANCE multiplexes the lower order addresses (A00-A15) on the DAL lines during the early part of a data transfer cycle. In order to save these addresses, two Am29841 10-bit Latches are used to capture the addresses during ALE High time (Figure 29). The four extra latches are used to hold the


four high order addresses (A16-A19) in order to enhance the drive capability of these address lines. The high and low order C-LANCE addresses are then connected to the MC68008 addresses on the system address bus. C-LANCE address bit 0 is not directly connected to the system address bus, but instead is first taken to the signal control PAL device (Figure 32) for byte/word polarity control and then connected to the system address bus.

## Data Bus Interface

The data bus interface is similar to the Z80's but has the buffer assignments reversed because of the difference

in definition of high and low bytes. It performs two functions. It converts the C-LANCE's 16-bit data bus into the MC68008's 8-bit wide memory bus and it acts as a byte funnel; collecting two bytes of data from the 8-bit memory bus and presenting them as a single word to the C-LANCE's word wide data bus. As a result of these two functions, the data bus interface can be viewed as two independent sections.

The operation of the first section is active when the MC68008 accesses the C-LANCE's CSRs. This section consists of two devices, an Am2952 Bidirectional I/O Register and the Am2947 Bidirectional Bus Transceiver (Figure 30). To the MC68008, the Am2952 appears as an 8-bit I/O register which acts as a temporary high byte storage buffer during transfer to the C-LANCE. MC68008 to C-LANCE operations are as follows:



07442A-30

**Figure 30. MC68008 Data Bus Interface**

#### Write Operation

1. Write high byte (A0=0) of word to the Am2952.
2. Write low byte (A0=1) of word to C-LANCE via the Am2947.

## Read Operations

1. Read low byte (A0=1) of word from the C-LANCE via the Am2947.
2. Read high byte (A0=0) of word from Am2952.

This high byte register is a simple and effective method to prevent contamination of data by DMA operations initiated between byte transfers since the MC68008 has no capabilities to prevent operations between word transfer instructions.

The second section is operational during C-LANCE DMA transfers. Its purpose is to convert two 8-bit memory data read operations into what appears to the C-LANCE as a single 16-bit data read operation, and to convert a 16-bit C-LANCE write operation into two 8-bit memory write transfers. The circuit consists of two Am29845 Octal Latches, and the Am2947, sharing the first function (Figure 30). The functional sequence is as follows:

### C-LANCE Read Operation

1. Read and store high byte (A0=0) of data from memory into Am29845 device A.
2. Read low byte (A0=1) of data from memory and present both bytes to the C-LANCE to complete word read.

### C-LANCE Write Operation

1. Write high byte (A0=0) of data to memory via Am29845 device B.

2. Write low byte (A0=1) of data to memory via Am2947 to complete write cycle.


DMA byte operations enable only the buffer corresponding to the byte of the word being transferred.

The control portion of the data bus interface consists of a single AmPAL22V10, (Figure 31, B) which generates I/O Chip Select to the C-LANCE, I/O strobes for the C-LANCE's low byte I/O port, and buffer control signals necessary to enable the direction and state of the bus transceiver and latches. In addition, this PAL device signals a data acknowledge (DTACK) for reading and writing of the high byte I/O port. Refer to the respective AmPAL equations for additional information.

## Control Bus Interface

An AmPAL16R4 converts the interrupt requests for the C-LANCE from the prioritized interrupt protocol used by the MC68008 (Figure 31, A). Additionally, this PAL device synchronizes and controls the RESET output to the MC68008 and the remainder of the C-LANCE system. See the PAL device equations for implementation details.

As discussed in the overview, the control interface consists of two PAL devices, an AmPAL16R4 and AmPAL22V10. The two PAL devices provide state sequencing strobe conditioning and signal synchronization between the MC68008 and the C-LANCE during both processor and DMA operations (Figure 32).



07442A-31

Figure 31. MC68008 PAL Devices #1 and #2


The AmPAL16R8 generates a Gray code state sequence referenced to the C-LANCE's 10 MHz TCLK and enabled only during a DMA operation when the DAS is active. State variables 1–4 (SQ1–SQ4) are sent to the AmPAL22V10 for strobe conditioning. State variable 0 (SQ0) is used to generate the other four state variables, and also provides a handy 5 MHz 50% duty cycle clock. In addition, hold acknowledge synchronization to the C-LANCE and to the address latches is generated in this device in order to synchronize data transfers.

The AmPAL22V10 really proves its capabilities during C-LANCE DMA operations. It first synchronizes the C-LANCE's HOLD to generate the MC68008's BR signal. Then the device not only generates the MC68008 AS, DS, and FC0–FC2 memory control signals, but also controls the C-LANCE's operational cycle length and A00B polarity for byte/word transfers. Byte operations complete undisturbed while word operations are

stretched to accommodate the conversion to two consecutive byte transfers.

A word transfer appears as two byte transfers. The first transfer cycle begins when DAS is asserted. This causes DS to go active for a read cycle or a write cycle. READ is directly driven to the bus by the C-LANCE. At the end of the first transfer cycle, AS and DS are deactivated and A00B is driven high. Continuing, states 6 and 7 provide an idle period (200ns) for dynamic RAMs to meet RAS precharge.

The second transfer cycle starts in state 5 with AS and DS being asserted. The READY signal is also activated in preparation for terminating the current word transfer cycle. At the end of the second transfer, DAS is negated causing READY and DS to be deasserted for the next operation cycle. AS and DS waveforms can be customized to different system memory requirements. Refer to the timing diagram (Figure 33) and PAL device equations (Figures 34, 35, 36, and 37).



07442A-32


Figure 32. MC68008 DMA Control Interface



## Memory Considerations

Most suggestions are similar to those discussed in the Am8088 Section, so refer to that Section. The only exception is the memory and I/O mapping. The MC68008 has no I/O-mapped peripheral capabilities, so all I/O

peripherals must be memory-mapped. (See suggested memory map diagram.) One last detail, the high speed MC68008s must use the faster, higher density EPROMs to run without memory waits and thereby achieve maximum performance.



07442A-33

**Figure 33. C-LANCE to MC68008 Byte and Word Transfer Timing Diagram**

AmPAL16R4

MC68008 TO Am79C90 INTERFACE PAL DEVICE #1

INTERRUPT PRIORITY ENCODER AND RESET SYNCHRONIZER PAL DEVICE

VERSION 1.0

CLK /RESETR /INTR2 /INTR5 /INTR7 NC NC NC NC GND

/OERST /RSTOE NC /RESET NC NC NC /IPL02 /IPL1 VCC

RESET := RESETR ;RESET OUTPUT

RSTOE = RESETR ;RESET OUTPUT CONTROL

IPL02 = INTR7 + INTR5 ;INTERRUPT PRIORITY LEVEL 0 AND 2

IPL1 = INTR7 + /INTR5\*INTR2 ;INTERRUPT PRIORITY LEVEL 1

DESCRIPTION

PRIORITIZES INTERRUPTS AND SYNCHRONIZES RESET TO MC68008.

07442A-34

**Figure 34. MC68008 to Am79C90 Interface PAL Device #1**

```

AmPAL22V10
MC68008 TO Am79C90 INTERFACE PAL DEVICE #2
PERIPHERAL CHIP SELECT DECODER AND C-LANCE DATA BUS CONTROL PAL DEVICE
VERSION 1.0

A19 A18 A17 A16 A15 A14 A00 /HLDA READ /DS /AS GND
NC /DTACK /WRHI LEO /RDHI /ENLO /RDLO /CS7990 /WR7990 /RD7990H /WR7990H VCC

CS7990    = /HLDA*AS*/A19*/A18*A17*A16*/A15*/A14*A00    ;Am79C90 CHIP SELECT

WR7990    = /HLDA*AS*/A19*/A18*A17*A16*/A15*/A14*A00
            * /READ*DS                                     ;LOWER BYTE OF I/O PORT

RD7990H   = /HLDA*AS*/A19*/A18*A17*A16*/A15*/A14*/A00
            * READ*DS                                       ;RD Am79C90 HI I/O PORT

WR7990H   = /HLDA*AS*/A19*/A18*A17*A16*/A15*/A14*/A00
            * /READ*DS                                       ;WR Am79C90 HI I/O PORT

RDLO      = /HLDA*AS*/A19*/A18*A17*A16*/A15*/A14*/READ ;I/O LOW BYTE READ
            + HLDA*READ                                     ;DMA LOW BYTE WRITE

ENLO      = /HLDA*AS*/A19*/A18*A17*A16*/A15*/A14*A00*DS ;I/O LOW BYTE TRANSFER
            + HLDA*DS*A00                                   ;DMA LOW BYTE TRANSFER

RDHI      = HLDA*READ*DS                                     ;DMA HIGH BYTE READ

WRHI      = HLDA*/READ*DS*/A00                               ;DMA HIGH BYTE WRITE

LEO       = HLDA*READ*DAS*/A00                               ;DMA HIGH BYTE RIGHT

IF (/HLDA*AS*/A19*/A18*A17*A16*/A15*/A14*/A00) DTACK = DAS    ;DATA ACK STRBE

DESCRIPTION

GENERATES PERIPHERAL CHIP SELECTS AND CONTROLS C-LANCE DATA BUS INTERFACE
BUFFERS.

```

07442A-35

**Figure 35. MC68008 to Am79C90 Interface PAL Device #2**

```

AmPAL16R8
MC68008 TO Am79C90 INTERFACE PAL DEVICE #3
DMA GRAY CODE STATE SEQUENCER PAL DEVICE
VERSION 1.0

TCLK /DAS /RESET /BG NC NC NC NC NC GND
GND NC /HLDA NC /SQ4 /SQ3 /SQ2 /SQ1 /SQ0 VCC

SQ0      := /SQ0*DAS*BG*/RESET           ;GRAY CODE STATE 0

SQ1      := /SQ0*/SQ1*DAS*BG*/RESET       ;GRAY CODE STATE 1
          + /SQ0* SQ1*DAS*BG*/RESET

SQ2      := /SQ0* SQ1*/SQ2*DAS*BG*/RESET   ;GRAY CODE STATE 2
          + /SQ0* SQ2*DAS*BG*/RESET
          + /SQ1* SQ2*DAS*BG*/RESET

SQ3      := /SQ0*/SQ1* SQ2/SQ3*DAS*BG*/RESET ;GRAY CODE STATE 3
          + /SQ0* SQ3*DAS*BG*/RESET
          + /SQ1* SQ3*DAS*BG*/RESET
          + /SQ2* SQ3*DAS*BG*/RESET

SQ4      := /SQ0*/SQ1*/SQ2*/SQ4*DAS*BG*/RESET ;GRAY CODE STATE 4
          + /SQ0* SQ4*DAS*BG*/RESET
          + /SQ1* SQ4*DAS*BG*/RESET
          + /SQ2* SQ4*DAS*BG*/RESET

HLDA      := BG*/RESET                     ;HOLD ACK ACTIVE LOW

DESCRIPTION

GENERATES GRAY CODE STATE SEQUENCES AND SYNCRHONIZES HOLD ACK.

```

07442A-36

**Figure 36. MC68008 to Am79C90 Interface PAL Device #3**

AmPAL22V10

MC68008 TO Am79C90 INTERFACE PAL DEVICE #4

SIGNAL CONDITIONER PAL DEVICE

VERSION 1.0

CLK /HOLD /CS7990 A00 /HLDA /RESET BYTE /SQ4 /SQ3 /SQ2 /SQ1 GND

ALE FCO FC1 FC2 A00B /DTACK /DS /BR /READY /DAS /AS VCC

IF (/HLDA)	DAS	= DS	;I/O DATA STROBE
IF (HLDA)	READY	= BYTE*/ALE + /BYTE*DAS*/SQ1*/SQ2*SQ3 + /BYTE*DAS*/SQ2*SQ3*/SQ4 + /BYTE*DAS*SQ4	;DMA READY SIGNAL
IF (CS7990)	DTACK	:= READY*/RESET	;I/O DATA ACK SIGNAL
IF (HLDA)	A00B	= BYTE*A00 + /BYTE*SQ3 + /BYTE*SQ4	;DMA A00 POLARITY
IF (HLDA)	/DS	= /DAS + SQ2*SQ3*/SQ4	;DMA DATA STROBE
IF (HLDA)	AS	= ALE + SQ2*SQ3*/SQ4	;DMA ADDRESS STROBE
IF (HLDA)	FC0	= HLDA	;STATUS BIT 0
IF (HLDA)	FC1	= /HLDA	;STATUS BIT 1
IF (HLDA)	FC2	= /HLDA	STATUS BIT 2
	BR	:= HOLD*/RESET	;DMA BUS REQUEST

DESCRIPTION

CONVERTS Am79C90 CONTROL SIGNALS TO MC68008 CONTROL SIGNALS.

07442A-37

**Figure 37. MC68008 to Am79C90 Interface PAL Device #4**

## CONCLUSIONS

Three relatively straightforward designs were presented and discussed. Each interface started from a conceptual level design and each was in turn expanded to more detailed blocks progressively specifying more function and implementation. The design concepts defined are

of sufficient scope to encompass a wide spectrum of C-LANCE systems. Additionally, the logic implementations are reasonably flexible and can be customized to accommodate nearly all 8-bit C-LANCE interfaces and designs.

## REFERENCES

1. Friedman and Menon, "Theory and Design of Switching Circuits," *Computer Science Press, Inc.*, 1975
2. *Advanced Micro Devices Analog and Communications Products Data Book*, 1983
3. *Advanced Micro Devices MOS Microprocessor and Peripherals Data Book*, 1983
4. *Advanced Micro Devices Bipolar Microprocessor and Interface Data Book*, 1983
5. *Advanced Micro Devices Programmable Array Logic Handbook*, 1983
6. *Advanced Micro Devices MOS and Bipolar Memory Data Book*, 1983
7. *Advanced Micro Devices Am79C90 C-LANCE Technical Manual*, PID# 06363D
8. *Advanced Micro Devices Ethernet/IEEE 802.3 Family 1994 World Network Data Book/Handbook* PID# 14287C
9. *Mostek MK68590 Technical Manual*, November 1982
10. *Motorola MC68008 Advanced Information Specification*, November 1982
11. *Zilog 1982/83 Data Book*

### Trademarks

Copyright © 1998 Advanced Micro Devices, Inc. All rights reserved.

AMD and the AMD logo are registered trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

---



## Appendix A: AM80C188 Interface

The Am80C188 to Am79C90 interface is similar to the Am8088/Am79C90 interface and references will be made to that section. Due to the improved level of integration of both the Am80C188 and the interface logic device, this interface is optimized and the component count is significantly reduced.

CSR3 should be set to BCON = 1, BSWP = 0 and ACON = 0.

### Address Bus Interface

The Am80C188 address bus interface circuitry is virtually identical to the Am8088 interface (reference the Address Bus Interface section and Figure 1-7). The only change is that two 74ACT16841s replace the four Am29841s.

### Data Bus Interface

The Am80C188 data bus interface circuitry is similar to the Am8088 interface (reference the Data Bus Interface section and Figure 18). The two Am8282s and the Am8287 have been replaced by one 74ACT16543. This change enables a simplified Am80C188 I/O read operation as follows:

#### Read Operation

1. Locked I/O read to the even Am79C90 address.

The I/O write operation and the bus master read/write operations are unchanged. The controls signals for both I/O and bus master operations have been modified in the programmable logic device to match those corresponding to the 74ACT16543.

### Control Bus Interface

With the increased integration level of the Am80C188 and the improved logic capability of programmable logic devices, the AmPAL16R6, the AmPAL16R8 and the two AmPAL22V10 devices have been replaced by one MACH110 DEVICE.

The I/O and bus master operation timings are nearly identical to the Am8088 interface (reference the Control Bus Interface section and figures 27 and 28), the delta from the timing diagrams are the following:

1. The HOLD/HLDA to RQ/GT conversion is not necessary.
2. The AMWTC signal is renamed to WR
3. The MRDC and MWTC signals are no longer required.

### Memory Considerations

Reference the Memory Considerations section.




Figure A-1. AM80C188 to Am79C90 Interface MACH Device

MACH110  
Am80C188 To Am79C90 Interface MACH Device  
Version 1.0

;Am80C188 Inputs

CLKOUT  
ALE188  
HLDA  
DTR  
RESET  
/CS7990

;Am79C90 Inputs

TCLK  
ALE7990  
/HOLD7990  
/INTR  
BYTE  
A00B

;Am80188 Outputs

A00 Com  
ARDY Com  
ALESYS Com  
/RD Com, Invert  
/WR Com, Invert  
INTx Reg  
HOLD Reg

;Am79C90 Outputs

READ Com  
/DAS Com, Invert  
/READY Com, Invert  
/RESET7990 Com, Invert  
/HLDA7990 Reg, Invert  
HOLDA7990 Reg

;74ACT16543 Outputs (/1LEBA, /2LEAB, /1CEAB, /2CEAB, /1CEBA, /2CEBA to GND)

/OEH Com, Invert ;=> /1GBA  
/OEL Com, Invert ;=> /2GBA  
/OE Com, Invert ;=> /1GAB & /2GAB  
/LEH Com, Invert ;=> /1LEAB  
/LEL Com, Invert ;=> /2LEBA

;Gray Code State Machine Buried Registers

SQ1 Reg  
SQ2 Reg  
SQ3 Reg  
SQ4 Reg



#### ;Am80C188 Interface Signals

INTx	:= /RESET*INTR	;Interrupt Synchronization
HOLD	:= /RESET*HOLD7990	;Hold Synchronization
RD	= /READ + /DAS + /SQ4*SQ3*SQ2	;Bus Master Read Strobe
WR	= READ + /DAS = /SQ4*SQ3*SQ2	;Bus Master Write Strobe
A00	= BYTE*A00B + /BYTE*(SQ4 + SQ3)	;Bus Master A00 Polarity
ARDY	= READY + /READ*/A00 + READ*A00	;I/O Wait Signal
ALESYS	= ALE188 + ALE7990 + /SQ4*SQ3*SQ2	;System ALE Signal

#### ;Am79C90 Interface Signals

READ	= /DTR	;I/O Read Status
DAS	= /A00*RD + A00*WR	;I/O Data Strobe
READY	= BYTE*ALE7990 + /BYTE*DAS*/SQ4* SQ3*/SQ2 + /BYTE*DAS* SQ3*/SQ2*/SQ1 + /BYTE*DAS* SQ4	;Bus Master Ready Signal
RESET7990	= RESET	;Reset Inverter
HLDA7990	:= /RESET*HLDA	;Hold Ack Active Low
HOLDA7990	:= /RESET*HLDA	;Hold Ack Active High

#### ;74ACT16543 Control Signals

OE <sub>H</sub>	= /HLDA* A00*RD*CS7990 + HLDA* A00*WR	;I/O High Byte Read ;Bus Master High Byte Write
OE <sub>L</sub>	= /HLDA*/A00*RD*CS7990 + HLDA*/A00*WR	;I/O Low Byte Read ;Bus Master Low Byte Read
OE	= /HLDA*/READ*DAS*CS7990 + HLDA* READ*DAS	;I/O Write ;Bus Master Read
LE <sub>L</sub>	= /HLDA*/A00*WR*CS7990 + HLDA*/A00*RD	;I/O Low Byte Write ;Bus Master Low Byte Read
LE <sub>H</sub>	= /HLDA*READ*DAS*CS7990 + HLDA	;I/O High Byte Read ;Bus Master Write

# ;Gray Code State Machine

```

SQ1      := /RESET*HLDA7990*DAS*/SQ4*/SQ3*/SQ2      ;Gray Code State 1
          + /RESET*HLDA7990*DAS*/SQ4* SQ3* SQ2
          + /RESET*HLDA7990*DAS* SQ4* SQ3*/SQ2
          + /RESET*HLDA7990*DAS* SQ4*/SQ3* SQ2

SQ2      := /RESET*HLDA7990*DAS*/SQ4*/SQ3* SQ1      ;Gray Code State 2
          + /RESET*HLDA7990*DAS*/SQ4* SQ2*/SQ1
          + /RESET*HLDA7990*DAS* SQ4* SQ3* SQ1
          + /RESET*HLDA7990*DAS* SQ4* SQ2*/SQ1

SQ3      := /RESET*HLDA7990*DAS*/SQ4* SQ2*/SQ1      ;Gray Code State 3
          + /RESET*HLDA7990*DAS*/SQ4* SQ3* SQ1
          + /RESET*HLDA7990*DAS* SQ3*/SQ2*/SQ1
          + /RESET*HLDA7990*DAS* SQ4* SQ3* SQ1

SQ4      := /RESET*HLDA7990*DAS* SQ3*/SQ2*/SQ1      ;Gray Code State 4
          + /RESET*HLDA7990*DAS* SQ4* SQ3* SQ1
          + /RESET*HLDA7990*DAS* SQ4* SQ2*/SQ1
          + /RESET*HLDA7990*DAS* SQ4*/SQ3* SQ1

```

# ;Tristate Output Controls

```

RD.OE      =    HLDA
WR.OE      =    HLDA
A00.03     =    HLDA
ARDY.OE    =    CS7990
DAS.OE     =    /HLDA
READ.OE    =    /HLDA
READY.OE   =    /HLDA

```

# ;Registered Output Clock Assignments

```

INTx.CLK   =    CLKOUT
HOLD.CLK   =    CLKOUT
HLDA7990.CLK =    TCLK
SQ1.CLK    =    TCLK
SQ2.CLK    =    TCLK
SQ3.CLK    =    TCLK
SQ4.CLK    =    TCLK

```