

65C02 Microprocessor Quick Reference

Jeff Tranter <tranter@pobox.com>

Updated: 10-Jul-2012

This sheet summarizes the software extensions and differences for the 65C02 processor over the NMOS 6502.

New Addressing Modes:

| | |
|---------------------------|---------------------|
| Indirect Zero Page | e.g. LDA (\$12) |
| Absolute Indexed Indirect | e.g. JMP (\$1234,X) |

New Instructions:

| | |
|-------------------|--------------------|
| BRA <i>nn</i> | Branch Always |
| PHX | Push X |
| PHY | Push Y |
| PLX | Pull X |
| PLY | Pull Y |
| STZ <i>nn</i> | Store Zero |
| STZ <i>nn,X</i> | Store Zero |
| STZ <i>nnnn</i> | Store Zero |
| STZ <i>nnnn,X</i> | Store Zero |
| TRB <i>nn</i> | Test and Reset Bit |
| TRB <i>nnnn</i> | Test and Reset Bit |
| TSB <i>nn</i> | Test and Set Bit |
| TSB <i>nnnn</i> | Test and Set Bit |

Instructions With New Addressing Modes:

| | |
|-------------------|-----------------------|
| ADC (<i>nn</i>) | EOR (<i>nn</i>) |
| AND (<i>nn</i>) | INC A |
| BIT # <i>nn</i> | JMP (<i>nnnn,X</i>) |
| BIT <i>nn,X</i> | LDA (<i>nn</i>) |
| BIT <i>nnnn,X</i> | ORA (<i>nn</i>) |
| CMP (<i>nn</i>) | SBC (<i>nn</i>) |
| DEC A | STA (<i>nn</i>) |

Enhancements:

Invalid op codes are executed as NOPs.

JMP (*nnFF*) correctly increments page address.

Decimal flag is cleared on reset and interrupt.

N, V, and Z flags are valid in decimal mode.

Rockwell and Western Design Center 65C02-Specific Instructions:

| | | |
|-----|---|---------------------|
| BBR | - | Branch on Bit Reset |
| BBS | - | Branch on Bit Set |
| RMB | - | Reset Memory Bit |
| SMB | - | Set Memory Bit |

Western Design Center 65C02-Specific Instructions:

| | | |
|-----|---|--------------------|
| STP | - | Stop Processor |
| WAI | - | Wait For Interrupt |