Initial Project Setup and Configuration


Board File – Parts selection (Vivado Project Setup)

- 1. Board File Installation Instructions: https://www.rfsoc-pynq.io/board_files.html
- 2. Steps used in this project (instructions/script out of date based on Vivado version)
 - a. Download: https://github.com/Xilinx/XilinxBoardStore/tree/2020.1/boards/Xilinx/rfsoc2x2/
 - b. Linux path to place files prior to starting/running Vivado: /tools/Xilinx/Vivado/2020.2/data/boards/board_files/rfsoc2x2/1.1
- 3. New Project: Browse Board tab menu (not Parts) to locate the board file configuration.


Follow Installation Instructions:

- 1. Linux steps may vary to generate similar results
- 2. https://github.com/jehigh-sd/LTE_Cell_Search/tree/main/HARDWARE


RF Soc - RF Data converter ADC Configurations:




RF Soc - RF Data converter DAC configurations:




RF Soc - RF Data converter ADC/DAC Clock Configurations:



Vivado Block Diagram for Vitis Receiver: Reference Simulink Implementation



Vivado Block Diagram for Vitis Receiver: **Custom implementation**



Vivado Block Diagram for Transmitter: Loopback Mode

