


## **RF Soc - RF Data converter ADC Configurations:**




# **RF Soc - RF Data converter DAC configurations:**




# **RF Soc - RF Data converter ADC/DAC Clock Configurations:**



Vivado Block Diagram for Vitis Receiver: Reference Simulink Implementation



Vivado Block Diagram for Vitis Receiver: **Custom implementation** 



Vivado Block Diagram for Transmitter: Loopback Mode

