Final Report: Neural Networks on CUDA

Goal of the final project is to implement a neural network with parallel matrix-matrix operations across four GPUs. Our neural network will be used to identify digits from hand-written images from the MNIST dataset.

Part 1: Accelerated Matrix Multiplication Idea: parallelize generalized inplace matrix mulitplication (GEMM) $C = \alpha * A * B + \beta * C$ across cores of one GPU. We will be able to use this to excute multiple steps in the neural network's feed forward and back propagation operations.

- Algorithm #1: Our first implementation is correct but naive and inefficient. We ask each thread to compute a single value of the output matrix C. This requires each thread to read an entire row from matrix A and column from matrix B, resulting in a lot of repeated global memory accesses for the same information as we work our way through the multiplication.
- Algorithm #2: ...
- Algorithm #3: ...




Figure 1: Speed test of GEMM algorithms for float and double precision

M	N	К	Alg 1	Alg 2	Alg 3	Reference
32	4000	40	0.000523483	0.000198947	0.000130939	6.46E-05
32	4000	400	0.00676985	0.00120327	0.00118688	2.80E-04
32	4000	4000	0.0931661	0.0118608	0.0114392	1.94E-03
32	4000	40000	1.25414	0.118484	0.116778	2.22E-02
320	4000	40	0.00448149	0.00151972	0.000570447	2.29E-04
320	4000	400	0.0598123	0.0104191	0.00290394	1.06E-03
320	4000	4000	0.813156	0.106269	0.0294056	9.20E-03
320	4000	40000	14.3301	1.05327	0.314287	1.84E-01
3200	4000	40	0.043177	0.0149495	0.00336419	2.56E-03
3200	4000	400	0.585707	0.100887	0.0205763	7.73E-03
3200	4000	4000	8.1372	1.02371	0.242294	0.0761718
3200	4000	40000	145.258	10.3162	2.64109	8.25E-01
32000	4000	40	0.429888	0.151663	0.0271026	2.52E-02
32000	4000	400	5.84458	1.02366	0.228721	9.99E-02
32000	4000	4000	80.5595	10.4176	2.44187	8.51E-01
32000	4000	40000	timed out	106.683	28.6704	9.71E+00

Figure 2: Speed test of GEMM algorithms for different M x N dimensions

Our first implementation is correct but naive and inefficient. We ask each thread to compute a single value of the output matrix C. This requires each thread to read an entire row from matrix A and column from matrix B, resulting in a lot of repeated global memory accesses for the same information as we work our way through the multiplication. See code sample below.

```
Routine to perform an in-place GEMM, i.e., C := alpha*A*B + beta*C
  __global__
  void kernelGEMM(nn_real* __restrict__ A, nn_real* __restrict__ B,
           nn_real* __restrict__ C, nn_real alpha, nn_real beta,
               int M, int N, int K)
  {
       // Each thread computes one element of C
       // by accumulating results into Cvalue
10
       nn_real Cvalue = 0;
11
       int row = blockIdx.y * blockDim.y + threadIdx.y;
12
       int col = blockIdx.x * blockDim.x + threadIdx.x;
13
14
       if (row < M && col < N)</pre>
16
           for (int e = 0; e < K; ++e)</pre>
17
           Cvalue += A[row + M*e] * B[e + K*col];
18
19
       C[row + col*M] = alpha*Cvalue + beta*C[row + col*M];
20
21
  }
22
```

```
*** Grading mode 4 ***
main -g 4
Number of MPI processes = 1
Number of CUDA devices = 4
Entering GEMM Benchmarking mode! Stand by.
Starting GEMM 1: M = 3200; N = 4000; K = 3136
GEMM matched with reference successfully! Rel diff = 1.00042e-07
Time for reference GEMM implementation: 0.0710125 seconds
Time for my GEMM implementation: 3.04307 seconds
Completed GEMM 1
Starting GEMM 2: M = 3200; N = 400; K = 4000
GEMM matched with reference successfully! Rel diff = 4.57243e-07
Time for reference GEMM implementation: 0.00806695 seconds
Time for my GEMM implementation: 0.389439 seconds
Completed GEMM 2
Starting GEMM 3: M = 3200; N = 40; K = 4000
GEMM matched with reference successfully! Rel diff = 7.29707e-07
Time for reference GEMM implementation: 0.00140079 seconds
Time for my GEMM implementation: 0.0438419 seconds
Completed GEMM 3
*** Tests are complete ***
```

In subsequent implementations we will try to improve the performance of this generalized matrix multiplication algorithm. For example, one speed-up would be to make use of shared memory. To do this, we could have each thread block compute a sub-matrix (of size matching thread block dimensions) in the output matrix, with just the required blocks from A and B read into shared memory. This allows us to make use of increased access speed of shared memory and take advantage of a more coalesced global memory access pattern.

Part 2: Parallelize Neural Network (Single GPU) Idea: training a neural network involves repeatedly updating weights and biases at each layer through forward and backwards propagation. Internally, these operations are mostly various adaptations of genralized matrix multiplication! We want to take existing sequential code and parallelize each using cuda code from part 1.

• Feed forward. Returns matrix yc from passing input images start to finish through

* Mode 2 *

the neural network layers. Here we parallelize the operations that compute activations of all neurons as well as the final softmax function. The activations in aprticular are expensive to compute and essentially boil down to being matrix-matrix multiplications.

- Back propagation. Returns gradients dW and db from passing the difference between yc and our target y back through the neural network. Again we parallelize the core matrix operations involved, including transpose and matrix multiplication.
- Gradient descent. Returns updated neural network parameters (weights W and biases b). This is a simple application of our graidents from bake propagation multiplied with a chosen learning rate. While I have parallelized this step, it is not clearly beneficial due to the MPI host-device back and forth required to sum partial gradients across processes before gradient descent.

```
Starting at Sat May 28 01:16:51 UTC 2022
Running on hosts: icmet04
Running on 1 nodes.
Running on 4 processors.
Current working directory is /home/jelc/cme213-para/project
Output from code
* Mode 1 *
mpirun -np 1 /home/jelc/cme213-para/project/main -g 1
Number of MPI processes = 1
Number of CUDA devices = 4
num_neuron=100, reg=0.0001, learning_rate=0.0005, num_epochs=40, batch_size=800
Loading training data
Training data information:
Size of x_{train}, N = 60000
Size of label_train = 60000
Start Parallel Training
Time for Parallel Training: 7.85949 seconds
Precision on validation set for parallel training = 0.829167
Grading mode on. Now checking for correctness...
Max norm of diff b/w seq and par: W[0]: 1.54722e-07, b[0]: 5.94913e-07
12 norm of diff b/w seq and par: W[0]: 1.90251e-07, b[0]: 5.54432e-07
Max norm of diff b/w seq and par: W[1]: 1.5259e-07, b[1]: 1.91096e-07
12 norm of diff b/w seq and par: W[1]: 1.55346e-07, b[1]: 2.35015e-07
```

```
mpirun -np 1 /home/jelc/cme213-para/project/main -g 2
Number of MPI processes = 1
Number of CUDA devices = 4
num_neuron=100, reg=0.0001, learning_rate=0.001, num_epochs=10, batch_size=800
Loading training data
Training data information:
Size of x_{train}, N = 60000
Size of label_train = 60000
Start Parallel Training
Time for Parallel Training: 2.24912 seconds
Precision on validation set for parallel training = 0.756
Grading mode on. Now checking for correctness...
Max norm of diff b/w seq and par: W[0]: 8.94932e-08, b[0]: 4.61505e-07
12 norm of diff b/w seq and par: W[0]: 1.23037e-07, b[0]: 4.71446e-07
Max norm of diff b/w seq and par: W[1]: 1.46356e-07, b[1]: 4.07745e-07
12 norm of diff b/w seq and par: W[1]: 1.54429e-07, b[1]: 3.5195e-07
* Mode 3 *
mpirun -np 1 /home/jelc/cme213-para/project/main -g 3
Number of MPI processes = 1
Number of CUDA devices = 4
num_neuron=100, reg=0.0001, learning_rate=0.002, num_epochs=1, batch_size=800
Loading training data
Training data information:
Size of x_{train}, N = 60000
Size of label_train = 60000
Start Parallel Training
Time for Parallel Training: 0.56508 seconds
Precision on validation set for parallel training = 0.463667
Grading mode on. Now checking for correctness...
Max norm of diff b/w seq and par: W[0]: 3.62044e-08, b[0]: 4.51159e-07
12 norm of diff b/w seq and par: W[0]: 5.70983e-08, b[0]: 3.23318e-07
Max norm of diff b/w seq and par: W[1]: 6.22334e-08, b[1]: 2.59939e-07
12 norm of diff b/w seq and par: W[1]: 7.5405e-08, b[1]: 1.77756e-07
*** Summary ***
2400
               1.40465e-07
                              1.45118e-07
                                             6.03892e-07
                                                            1.9369e-07
                                                                            1.75842e-07
```

600

8.31383e-08

1.35914e-07

6.12333e-07

3.84295e-07

1.13652e-07

60 3.33698e-08

6.31382e-08

4.08258e-07

2.66437e-07

5.36129e-08

Remarks on debgugging. This step required significant debugging effort given the inherent complexity of indexing many different variations of parallel matrix operations. My approach here was to add #if and #endif statements after each major step of the sequential algorithm and try to reproduce that step using my parallel code. To test whether the two implementations matched, I re-used existing checkErrors and checkNNErrors from the provided starter code test suite.

Part 3: Parallelize Training Batches (Multiple GPUs) Idea: while each epoch needs to be executed sequentially, we can perform forwards and backwards propagation on batches within each epoch independently (and therefore in parallel). Our code from part 2 should already make good use of hardware resources on a single GPU, however, in this project we have access to multiple GPUs! We use MPI to help coordinate sending different training batches ('mini batches') to different GPUs as well as receiving back and aggregating outputs from each batch.

Steps implemented:

- MPI_Scatter. We use MPI_Scatter to distribute mini batches of input images X and one-hot encoded target variables y across our 4 processes. Each process then conducts its own feed forward and back propagation on its respective minibatch of images and produces a set of partial gradients for weights and biases.
- MPI_AllReduce. We use MPI_AllReduce to sum our partial gradients that have been computed across our 4 processes together and broadcast combined output back to all processes. To do this, we first needed to copy the partial gradients from device to host of each process. Gradient descent can then be computed on all processes (a bit wasteful) to update our neural network parameters (weights and biases).

Note: We needed to be careful to avoid accidentally scaling our gradients and regularization term by the number of processes.

```
Output from code
-----
* Mode 1 *
Time for Parallel Training: 6.56678 seconds

* Mode 2 *
Time for Parallel Training: 2.03137 seconds

* Mode 3 *
Time for Parallel Training: 0.69288 seconds
```

The above runtime statistics show an improvement for mode 1 (epochs = 40) but actually a decrease in performance for mode 3 (epochs = 1). This is because we incur a lot of MPI setup overhead regardless but do not compute enough iterations to benefit from distributing across 4 GPUs (processes).

Part 4: Profiling Parallel Code Idea: use NVIDIA's Nsight Systems and Nsight Compute sofwtware tool to interrogate performance of code and assess how to improve.

Nsight Systems: Used this software to look across the whole program timeline and identify the largest relative sources of performance loss.

First takeaway from looking at Nsight Systems timeline was how expensive our cudaMalloc and MPI_Bcast setup operations were compared to the neural network training itself.




Figure 3: Nsight Systems timeline of entire program for single epoch

Second takeaway was relative expense of MPI_Scatter and cudaMemcpy operations compared with our feed forward, back propagation and gradient descent kernels. To me this highlights the importance to reducing the number of movements to and from the device, especially within the batch loops as is currently the case for X and y as well as gradients pre and post MPI_AllReduce. It might even be worth eliminating the GPU parallel code for graident descent to avoid this!




Figure 4: Nsight Systems timeline for training of one image batch

Third takeaway was that our generalized matrix multiplication kernel was 3-4x the time cost of any other matrix operation kernel in our program. While this looks to be small here compared to data transfers, this becomes relevant when we want to train the neural network over 40 epochs.




Figure 5: Nsight Systems relative time cost of all matrix kernels

Nsight Compute: Used this software to take a deeper look into the performance of individual kernels. In particular, our generalized matrix multiplication kernel.

Fourth takeaway was that we are still very much latency bound. Both our Compute and Memory utilizations were far too low: 5.93% and 22.56% repectively. Goal here to is to increase utilization to ultimately increase arithmetic intensity.

Fifth takeaway was we can immediately improve the launch configuration for this kernel. We currently use a grid sizae of 25 which is far less than the GPU's 72 multiprocessors. To improve we will want to increase the grid size to fully utilize available hardware.

Ideas to improve performance:

• Matrix multiplication. Currently my generalized matrix multiplication is implemented such that each thread computes just one output value. This is super inefficient since each thread needs to collect a bunch of data from global memory (entire row of one matrix and column of the next) to do this one computation, whereas if we asked the thread to compute a small block of values, it could re-use much of its global memory request across these.

Additionally, we could store sections of the input matrices in shared memory to make use of the increased bandwidth vs global memory associated with being closer to the processing units.




Figure 6: Nsight Compute speed of light results for GEMM kernel




Figure 7: Nsight Compute launch statistics and occupancy for GEMM kernel

- **Kernel usage.** I run a separate kernel for every individual compute step. This means our kernels can be qutie generic (e.g. matrix multiplication, matrix addition) which is great for debugging, but also means we spin up a lot of separate kernels for each training cycle. It might be more efficient to write one kernel that handles multiple steps at once to reduce communication back and forth (e.g. a feed forward kernel vs matrix multiplication kernel).
- Device memory allocation. I allocate memory on the device for a bunch of temporary variables to assist with intermediate calculations during feed forward and back propagation steps. Looking at the profiler output, these malloc steps are quite expensive and I imagine there are a number of optimization opportunities here to cut down on teh number of additional temporary variables by overwriting existing cache variables rather than write to new.
- Batching logic. A more ambitious optimization might be to change how I split work across my 4 GPUs (processes). Currently I divide each batch into 'mini batches', however, instead I could think about dividing my model parameters (weights and biases) across the different processes.