```
1
     `timescale 1ns / 1ps
     /************************
 3
 4
      * Author:
                Jesus Luciano & Rosswell Tiongco
     * Filename: MIPS CPU.v
 5
 6
     * Date:
                 3/21/2019
7
     * Version: 1.0
8
9
      * Notes: 1.0 Module Instantiates Control Unit, Instruction Unit, Datapath, and
10
                 Data Memory
11
12
             1.1 Modified for final implmentation. Removed data memory, added signal
1.3
                 as outputs for data memory and io memory
14
      ************************
15
16
    module MIPS CPU(clk, reset, intr, inta, dm cs, dm wr, dm rd, dm address,
17
                    dm d in, dm out, io rd, io wr, io out, io cs);
18
        //inputs
19
                  clk, reset, intr;
        input
20
21
        //IDP wires and outputs
22
        wire
                   c, n, z, v, HILO ld, D En, stack;
23
        wire [ 1:0] DA Sel;
24
        wire [ 2:0] Y Sel, T Sel;
25
        wire [ 4:0] FS, S Addr, T Addr, D Addr, shamt, flags in, flags out;
26
2.7
        //IU wires
28
        wire
                    im_cs, im_wr, im_rd, pc_ld, pc inc, ir ld;
29
        wire [ 1:0] pc sel;
30
        wire [31:0] IR out, PC out, SE 16;
31
32
        //Data Memory wires
33
        output wire dm cs, dm wr, dm rd;
34
        output wire [31:0] dm d in, dm address;
35
36
        input [31:0] dm out;
37
38
        //Control Unit outputs
39
        output
                   inta;
40
        //IO memory/intrrupt inputs/outputs
41
42
        input [31:0] io out;
43
        output wire io rd, io wr, io cs;
44
45
        //Module Instantiations
        MCU Control Unit(.sys clk(clk), .reset(reset), .intr(intr), .c(c), .n(n),
46
47
         .z(z), .v(v), .IR(IR out), .int ack(inta), .pc sel(pc sel), .pc ld(pc ld),
         .pc inc(pc inc), .ir ld(ir ld), .im_cs(im_cs), .im_rd(im_rd), .im_wr(im_wr),
48
         .D En(D En), .DA sel(DA Sel), .T sel(T Sel), .HILO ld(HILO ld),
49
50
         .Y sel(Y Sel), .dm cs(dm cs), .dm rd(dm rd), .dm wr(dm wr), .FS(FS),
         .S Addr(S Addr), .T Addr(T Addr), .D Addr(D Addr), .shamt(shamt),
51
         .io_rd(io_rd), .io_wr(io_wr), .io_cs(io cs), .stack(stack),
52
53
         .flags out(flags out), .flags in(flags in) );
54
        IU Instruction Unit(.clk(clk), .reset(reset), .im cs(im cs),
55
56
         .im wr(im wr), .im rd(im rd), .pc ld(pc ld), .pc inc(pc inc),
57
         .ir ld(ir ld), .PC in(dm address), .PC out(PC out), .IR out(IR out),
```

Mon Apr 15 20:01:56 2019

MIPS_CPU.v

```
58
         .SE_16(SE_16), .pc_sel(pc_sel));
59
         IDP Datapath(.clk(clk), .reset(reset), .S Addr(S Addr), .FS(FS),
60
         .HILO ld(HILO ld), .D En(D En), .D Addr(D Addr), .T Addr(T Addr), .DT(SE 16),
61
         .T Sel(T Sel), .C(c), .V(v), .N(n), .Z(z), .DY(dm out), .PC in(PC out),
62
         .Y_Sel(Y_Sel), .ALU_OUT(dm_address), .D_OUT(dm_d_in), .DA_Sel(DA_Sel),
63
         .shamt(shamt), .io rd(io rd), .io out(io out), .stack(stack),
64
         .flags in(flags out), .flags out(flags in) );
65
66
67
     endmodule
68
```