```
1
     `timescale 1ns / 1ps
     /****************************
 2
 3
 4
               Jesus Luciano & Rosswell Tiongco
 5
     * Filename: IO.v
 6
      * Date:
                 3/21/2019
 7
      * Version: 1.0
 8
9
      * Notes: 1.0 Module sends out interrupt request and keeps signal high until
                 interrupt acknowledge input is set high by external source. Will
10
11
                 need to add memory unit as well
12
1.3
             1.1 1K x 32 Memory module added
14
15
             1.2 Memory module control signal io cs, io rd, and io wr added for
                 synchronous write and asynchronous read control
16
17
      ************************************
1 8
19
     module IO(clk, intr, inta, io address, io d in, io out, io rd, io wr, io cs);
20
        //interrupt inputs/outputs
21
        input clk, inta, io rd, io wr, io cs;
22
        output intr;
23
        //memory inputs/outputs
24
25
        input [31:0] io address, io d in;
26
        output [31:0] io out;
2.7
28
        //IO Memory 1k x 32
29
        reg [31:0] M [1023:0];
30
31
        req intr;
32
        integer i;
33
34
        //IO Memory Write - control by io signal
35
        always @(posedge clk)
36
            if(io wr & io cs)
37
                M[io address[9:0]] = io d in; //write to memory every clock pulse
38
        //IO Memory Read - 9 LSB's
39
        assign io out = (io rd & io cs) ? M[io address[9:0]] : 32'hz;//asynchronous read
40
41
        //interrupt generator
42
        initial //generate interrupt at random time
43
          begin
44
            //Display time in nanoseconds
45
            $timeformat(-9, 1, " ps", 9);
46
            #200
47
            intr = 1'b1;
48
            @(posedge inta);//wait for interrupt acknowledge
49
            intr = 1'b0;
50
          end
51
52
5.3
54
     endmodule
55
```