```
1
     `timescale 1ns / 1ps
     /***************************
 3
 4
     * Author:
                Jesus Luciano
 5
     * Filename: regfile32.v
             1/28/2019
 6
     * Date:
 7
     * Version: 1.0
 8
9
     * Notes:
                 Register file contains 32 registers, each 32 bits wide
                 reset sets $r0 to zero, which cannot be overwritten
10
                 Module contains 2 32-bit outputs, S and T, which output the
11
12
                 contents of the register specified by S Addr and T Addr
1.3
                 D Addr specifies the register to overwrite with input data
14
                 specified by D
15
     ************************
16
17
    module regfile32(clk, reset, S, T, D, S Addr, T Addr, D Addr, D En);
18
19
                      clk, reset, D En;
        input
20
               [4:0] S Addr, T Addr, D Addr;
        input
21
        input [31:0] D;
22
23
        output [31:0] S, T;
2.4
25
        //create 2 dimensional array of 32 registers each 32 bits wide
26
        reg [31:0] reg32 [0:31];
2.7
28
        //read uses 2 cts assign statements, asynchronous
29
        assign S = reg32[S Addr];
30
        assign T = reg32[T Addr];
31
        //write behavioral, sensitive to clk and reset, synchronous
32
33
        always @ (posedge clk, posedge reset) begin
34
            if(reset)//assign register $r0 to zero, all others are uninitialized
35
                reg32[0] <= 32'h0;
36
            else begin
                //only write if write enable is active and address is not zero
37
38
                if(D En == 1'b1 && D Addr > 5'b0)
                    reg32[D Addr] <= D;</pre>
39
40
                else
41
                    reg32[D Addr] <= reg32[D Addr];</pre>
42
43
            end
44
        end
45
     endmodule
46
47
```