```
1
     `timescale 1ns / 1ps
     /************************
 2
 3
 4
      * Author:
                 Jesus Luciano
      * Filename: alu 32.v
 5
      * Date: 1/22/2019
 6
7
      * Version: 1.0
8
9
      * Notes:1.0 Arithmetic Logic Unit with two 32-bit inputs and a 5-bit function
                 select input which selects between 28 operations to output to its
10
11
                  2 32-bit outputs as well as 4 status flags, (C) Carry, (V) Overflow
12
                 (N) Negative, and (Z) Zero.
1.3
             1.1 Added shift amount input, shamt, as well as instantiating shift
14
                 module to handle shifts
15
      *************************
16
17
     module alu 32(S, T, FS, C, V, N, Z, Y hi, Y lo, shamt);
18
19
         //delcare inputs
20
         input [31:0] S, T;
21
        input [ 4:0] FS, shamt;
22
23
         //delcare outputs
24
         output [31:0] Y hi, Y lo;
25
                     N, Z, V, C;
         output
26
2.7
         //wires for outputs of MIPS 32, MPY 32 and DIV 32 ALUs
28
         wire [31:0] main Y hi, main Y lo,
29
                     div Y hi, div Y lo,
                     mpy_Y_hi, mpy Y lo,
30
31
                    shft Y hi, shft Y lo;
         //{\rm flag} outputs of MIPS 32
32
33
         wire
                    main V,
                             main C,
34
                    shft V,
                              shft C;
35
36
         //main alu instantiation with explicit port mapping
37
         MIPS 32 main alu(.S(S), .T(T), .FS(FS), .V(main V), .C(main C),
38
                         .Y hi(main Y hi),
                                               .Y lo(main Y lo) );
39
40
         //division module instantiated with explicit port mapping
41
         //module yields 32 bit quotient and 32 bit remainder
42
         DIV 32 div alu(.S(S), .T(T), .Y hi(div Y hi), .Y lo(div Y lo));
43
44
         //multiplication module instantiated with explicit port mapping
45
         //module yields 64 bit output
46
         MPY 32
                mpy alu(.S(S), .T(T), .Y hi(mpy Y hi), .Y lo(mpy Y lo));
47
48
         SHIFT shift alu(.T(T), .FS(FS), .shamt(shamt), .V(shft V), .C(shft C),
49
                         .Y hi(shft Y hi), .Y lo(shft Y lo) );
50
51
         //4tol mux for Y hi and Y lo outputs
         assign \{Y \text{ hi,} Y \text{ lo}\} = (FS == 5'\text{hlE}) ? \{ mpy Y \text{ hi,} mpy Y \text{ lo}\} :
52
                             (FS == 5'h1F) ? { div Y hi, div Y lo} :
53
                              (FS == 5'h0C
54
55
                              FS == 5'h0D
56
                              FS == 5'h0E) ? {shft Y hi, shft Y lo} :
57
                                             {main Y hi, main Y lo};
```

Mon Apr 15 20:21:00 2019

```
alu 32.v
```

```
58
59
         //all status flags controlled by 3to1 mux
60
                             //multiplication
         assign \{C,V,N,Z\} = (FS == 5'h1E) ? \{2'bx, Y_hi[31], (\{Y_hi, Y_lo\} == 64'h0)\} :
61
62
                             //division, flags determined by quotient only
                            (FS == 5'h1F) ? {2'bx, Y lo[31], (
63
                                                                    {Y lo} == 32'h0):
64
                            //negative flag always zero for unsigned cases
65
                            //addu
                            (FS == 5'h03) ? {main C, main V,
                                                               1'b0, (Y lo == 32'h0):
66
67
                            //subu
                            (FS == 5'h05) ? {main C, main V, 1'b0, (Y lo == 32'h0)} :
68
69
                            //shift cases
70
                            (FS == 5'h0C |
71
                             FS == 5'h0D |
                             FS == 5'h0E) ? {shft_C, shft_V, Y_lo[31], (Y_lo == 32'h0)}:
72
73
                             //all other cases
                                             {main C, main V, Y lo[31], (Y lo == 32'h0)};
74
75
76
77
     endmodule
```