```
1
     `timescale 1ns / 1ps
     /****************************
 2
 3
 4
      * Author: Jesus Luciano & Rosswell Tiongco
      * Filename: IDP.v
 5
      * Date: 2/25/2019
 6
 7
      * Version: 1.2
 8
      * Notes: 1.0 Module connects register file and ALU, and ties additional control
9
                 signals. 2 multiplexers are used to select ALU OUT and the second
10
11
                 input to the RT register.
12
1.3
                 Two of the new resgisters, HI and LO, are used to store the output
14
                 of the ALU module.
15
16
                 RS and RT register load the data output form the register file
17
                 after every clock cycle and feed it to the ALU.
18
19
                 The ALU Out register loads the data output from the ALU after
20
                 every clock cycle.
21
22
                 The D in register loads the DY input after every clock cycle
23
24
             1.1 Added DA mux to select between D Addr and T Addr for the write
25
                 address of the regfile, controlled by new DA sel signal
26
2.7
             1.2 Increased size of DA sel to select between more inputs to the
28
                 DA mux
29
30
             1.3 Added mux to D in input controlled by io rd signal that selects
                 between io out and dmem out. Expanded T MUX to now select between
31
                 the flags, SE 16, T output of the Regfile, and the PC
32
33
34
             1.4 Added flags input and flags output. S MUX added that selects between
35
                 the regfile output and the ALU OUT output
36
      ************************
37
38
     module IDP(clk, reset, S Addr, FS, HILO ld, D En, D Addr, T Addr,
39
                            DT, T Sel, C, V, N, Z, DY, PC in, Y Sel, ALU OUT, D OUT,
                            DA Sel, shamt, io rd, io out, stack, flags in, flags out);
40
41
42
         input
                     clk, reset, HILO ld, D En, io rd, stack;
43
        input [ 1:0] DA Sel;
         input [ 2:0] Y Sel, T Sel;
44
45
        input [ 4:0] S Addr, FS, D Addr, T Addr, shamt, flags in;
46
        input [31:0] DT, DY, PC in, io out;
47
48
                          C, V, N, Z;
        output
49
                   [ 4:0] flags out;
        output
                   [31:0] D OUT;
50
        output
51
        output wire [31:0] ALU OUT;
52
53
        wire [ 4:0] DA mux, stack mux;
54
55
        wire [31:0] REG FILE S, REG FILE T, T MUX, S MUX,
56
                    Y hi, Y lo, HI out, LO out,
57
                    RS out, RT out, ALU reg out, D in out;
```

```
58
 59
          wire [31:0] mem in;
 60
 61
          //DA-mux for Regfile Write Address
 62
          //Selects between rd and rt as source for write address
 63
          assign DA mux = (DA Sel == 2'b11) ? 5'h1D ://Reg 29
                           (DA Sel == 2'b10) ? 5'h1F : //Reg 31
 64
                           (DA Sel == 2'b01) ? T Addr:
 65
 66
                                                D Addr;//Default
 67
 68
          //S-MUX
 69
          assign S MUX = (T Sel == 3'b100) ? ALU OUT
                                                        ://Y Mux output
70
                                              REG FILE S;//Regfile
71
 72
          //T-MUX
 73
          assign T MUX = (T Sel == 3'b011) ? {26'b0, flags in}://flags in
 74
                          (T Sel == 3'b010) ? PC in
                                                                ://PC
 75
                          (T Sel == 3'b001) ? DT
                                                                ://SE 16
 76
                                              REG FILE T
                                                                ;//Regfile
 77
          //Y-MUX
 78
 79
          assign ALU OUT = (Y Sel == 3'b100) ? HI out
                                                             ://HI register
 80
                            (Y Sel == 3'b011) ? LO out
                                                             ://Lo register
                            (Y Sel == 3'b010) ? ALU reg out ://ALU OUT register
81
                                                             ://D in register
82
                            (Y Sel == 3'b001) ? D in out
                                                PC in
83
                                                             ;//PC
84
85
          //IO-Mux - selects between io memory out (1) and data memory (0)
          assign mem in = (io rd) ? io out : DY;
86
 87
88
          //stack mux selects between S Addr input and the stack pointer as the
 89
          //output to the RS register
 90
          assign stack mux = (stack) ? 5'h1D : S Addr;
 91
92
          //strip lower 5 bits out Y-Mux output for flags
93
          assign flags out = ALU OUT[4:0];
 94
95
          //module reg32(clk, reset, ld, D, Q);
96
          reg32
                     HI(.clk(clk), .reset(reset), .ld(HILO ld),
97
                         .D(Y hi), .Q(HI out) );
                     LO(.clk(clk), .reset(reset), .ld(HILO ld),
 98
          reg32
99
                         .D(Y lo), .Q(LO out) );
100
101
          //ALU OUT, D in, RS, RT alwayy load value every clock cycle, load is set to 1
102
          reg32 ALU Out(.clk(clk), .reset(reset), .ld(1'b1),
103
                         .D(Y lo), .Q(ALU reg out) );
                   D in(.clk(clk), .reset(reset), .ld(1'b1),
104
          reg32
105
                         .D(mem in) , .Q(D in out)
                                                        );
106
                     RS(.clk(clk), .reset(reset), .ld(1'b1),
          reg32
107
                         .D(S MUX), .Q(RS out));
108
                     RT(.clk(clk), .reset(reset), .ld(1'b1),
          reg32
109
                         .D(T MUX), .Q(D OUT)
                                                    );
110
          //module alu 32(S, T, FS, C, V, N, Z, Y hi, Y lo);
111
112
          alu 32 ALU(.S(RS out), .T(D OUT), .FS(FS),
113
                      .C(C), .V(V), .N(N), .Z(Z),
114
                      .Y hi(Y hi), .Y lo(Y lo), .shamt(shamt));
```

Mon Apr 15 20:20:28 2019

IDP.v 115 116 //module regfile32(clk, reset, S, T, D, S_Addr, T_Addr, D_Addr, D_En); 117 regfile32 REG FILE(.clk(clk), .reset(reset), .S(REG FILE S), .T(REG_FILE_T), .D(ALU_OUT), .S_Addr(stack_mux), 118 119 .T_Addr(T_Addr),.D_Addr(DA_mux), .D_En(D_En)); 120 121 endmodule