```
1   `timescale 1ns / 1ps
2   /**********************************************************************************
3    *
4    * Author:   Jesus Luciano & Rosswell Tiongco
5    * Filename: IO.v
6    * Date:     3/21/2019
7    * Version:  1.0
8    *
9    * Notes:1.0 Module sends out interrupt request and keeps signal high until
10   *           interrupt acknowledge input is set high by external source. Will
11   *           need to add memory unit as well
12   *
13   *       1.1 1K x 32 Memory module added
14   *
15   *       1.2 Memory module control signal io_cs, io_rd, and io_wr added for
16   *           synchronous write and asynchronous read control
17   *
18   **********************************************************************************/
19  module IO(clk, intr, inta, io_address, io_d_in, io_out, io_rd, io_wr, io_cs);
20      //interrupt inputs/outputs
21      input clk, inta, io_rd, io_wr, io_cs;
22      output intr;
23
24      //memory inputs/outputs
25      input  [31:0] io_address, io_d_in;
26      output [31:0] io_out;
27
28      //IO Memory 1k x 32
29      reg [31:0] M [1023:0];
30
31      reg intr;
32      integer i;
33
34      //IO Memory Write - control by io signal
35      always @(posedge clk)
36          if(io_wr & io_cs)
37              M[io_address[9:0]] = io_d_in; //write to memory every clock pulse
38      //IO Memory Read - 9 LSB's
39      assign io_out = (io_rd & io_cs) ? M[io_address[9:0]] : 32'hz;//asynchronous read
40
41      //interrupt generator
42      initial //generate interrupt at random time
43        begin
44          //Display time in nanoseconds
45          $timeformat(-9, 1, " ps", 9);
46          #200
47          intr = 1'b1;
48          @(posedge inta);//wait for interrupt acknowledge
49          intr = 1'b0;
50        end
51
52
53
54  endmodule
55
```