

### Features

- ❑ Compatible to LIN Physical Layer Specification Rev.1.3 and 2.0
- ❑ Compatible to ISO9141 functions
- ❑ Operating voltage  $V_S = 7$  to  $18\text{ V}$
- ❑ Very low standby current consumption of  $6.5\mu\text{A}$  in sleep mode
- ❑ Remote wake up via bus traffic
- ❑ Baud rate up to  $20\text{ kBaud}$
- ❑ Control output for voltage regulator with low on – resistance for switchable master termination
- ❑ Low EME due to slew rate control
- ❑ High EMI immunity
- ❑ Fully integrated receiver filter
- ❑ Bus terminals proof against short-circuits and transients in the automotive environment
- ❑ High impedance Bus pin in case of loss of ground and undervoltage condition
- ❑ Bus short to ground protection
- ❑ Thermal overload protection
- ❑ Integrated termination resistor for LIN slave nodes
- ❑ High signal symmetry for using in RC – based slave nodes up to 2% clock tolerance
- ❑  $\pm 4\text{ kV}$  ESD protection

### Ordering Information

<b>Part No.</b>	<b>Temperature Range</b>	<b>Package</b>
TH8082 KDC	K (-40 to $125\text{ }^{\circ}\text{C}$ )	DC (SOIC8)

### General Description

The TH8082 is a physical layer device for a single wire data link capable of operating in applications where high data rate is not required and a lower data rate can achieve cost reductions in both the physical media components and in the microprocessor which use the network. The TH8082 is designed in accordance to the physical layer definition of the LIN Protocol Specification, Rev. 1.3 and 2.0. The IC furthermore can be used in ISO9141 systems.

Because of the very low current consumption of the TH8082 in the sleep mode it's suitable for ECU applications with hard standby current requirements. This mode allows a shutdown of the whole application. The included wake-up function detects incoming dominant bus messages and enables the voltage regulator.

## Contents

<b>1. Functional Diagram .....</b>	<b>4</b>
<b>2. Electrical Specification .....</b>	<b>5</b>
2.1 Operating Conditions.....	5
2.2 Absolute Maximum Ratings.....	5
2.3 Static Characteristics.....	6
2.4 Dynamic Characteristics.....	8
2.5 Timing Diagrams .....	9
2.6 Test Circuits for Dynamic and Static Characteristics .....	11
<b>3. Functional Description.....</b>	<b>12</b>
3.1 Initialization.....	12
3.2 Operating Modes.....	12
3.3 Mode control.....	12
3.4 LIN BUS Transceiver.....	13
<b>4. Operating under Disturbance .....</b>	<b>15</b>
4.1 Loss of battery.....	15
4.2 Loss of Ground.....	15
4.3 Short circuit to battery.....	15
4.4 Short circuit to ground .....	15
4.5 Thermal overload.....	15
4.6 Undervoltage Vcc .....	15
<b>5. Application Hints .....</b>	<b>16</b>
5.1 LIN System Parameter .....	16
5.1.1. Bus loading requirements.....	16
5.2 Min/max slope time calculation.....	17
5.3 Duty Cycle Calculation .....	18
5.4 Application Circuitry.....	19
<b>6. Pin Description .....</b>	<b>20</b>
<b>7. Mechanical Specification SOIC8 .....</b>	<b>21</b>
<b>8. Tape and Reel Specification .....</b>	<b>22</b>
8.1 Tape Specification.....	22
8.2 Reel Specification.....	23

<b>9. ESD/EMC Remarks .....</b>	<b>24</b>
9.1 General Remarks .....	24
9.2 ESD-Test.....	24
9.3 EMC .....	24
<b>10. Assembly Information .....</b>	<b>25</b>
<b>11. Disclaimer .....</b>	<b>25</b>

### *List of Figures*

Figure 1 - Block Diagram .....	4
Figure 2 - Input / Output timing.....	9
Figure 3 – Receiver debouncing and propagation delay.....	9
Figure 4 – Sleep mode and wake up procedure .....	10
Figure 5 - Test circuit for dynamic characteristics .....	11
Figure 6 - Test circuit for automotive transients .....	11
Figure 7 - Receive impulse diagram.....	13
Figure 8 - Slope time and slew rate calculation in accordance to LIN 1.3 .....	17
Figure 8 - Duty cycle calculation in accordance to LIN 2.0 .....	18
Figure 9 - Application Circuitry .....	19
Figure 10 - Pin description SOIC8 package .....	20

## 1. Functional Diagram




Figure 1 - Block Diagram

## 2. Electrical Specification

All voltages are referenced to ground (GND). Positive currents flow into the IC.

The absolute maximum ratings (in accordance with IEC 60 134) given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting values may effect the reliability of the device.

### 2.1 Operating Conditions

Parameter	Symbol	Min	Max	Unit
Battery supply voltage <sup>[1]</sup>	V <sub>S</sub>	7	18	V
Supply voltage	V <sub>CC</sub>	4.5	5.5	V
Operating ambient temperature	T <sub>amb</sub>	-40	+125	°C

[1] V<sub>S</sub> is the IC supply voltage including voltage drop of reverse battery protection diode, V<sub>DROP</sub> = 0.4 to 1V, V<sub>BAT\_ECU</sub> voltage range is 8 to 18V

### 2.2 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Battery Supply Voltage	V <sub>S</sub>	t < 1 min	-0.3	30	V
		Load dump, t < 500ms		40	
Supply Voltage	V <sub>CC</sub>		-0.3	+7	V
Transient supply voltage	V <sub>S.tr1</sub>	ISO 7637/1 pulse 1 <sup>[1]</sup>	-150		V
Transient supply voltage	V <sub>S.tr2</sub>	ISO 7637/1 pulses 2 <sup>[1]</sup>		100	V
Transient supply voltage	V <sub>S.tr3</sub>	ISO 7637/1 pulses 3A, 3B	-150	150	V
BUS voltage	V <sub>BUS</sub>	t < 500ms, V <sub>S</sub> = 18V	-27	40	V
		t < 500ms, V <sub>S</sub> = 0V	-40		
Transient bus voltage	V <sub>BUS.tr1</sub>	ISO 7637/1 pulse 1 <sup>[2]</sup>	-150		V
Transient bus voltage	V <sub>BUS.tr2</sub>	ISO 7637/1 pulses 2 <sup>[2]</sup>		100	V
Transient bus voltage	V <sub>BUS.tr3</sub>	ISO 7637/1 pulses 3A, 3B <sup>[2]</sup>	-150	150	V
DC voltage on pins TxD, RxD	V <sub>DC</sub>		-0.3	7	V
ESD capability of pin LIN, VS, INH	ESD <sub>HB</sub>	Human body model, equivalent to discharge 100pF with 1.5kΩ,	-4	4	kV
ESD capability of pin RxD, TxD, VCC	ESD <sub>HB</sub>	Human body model, equivalent to discharge 100pF with 1.5kΩ,	-2	2	kV
Maximum latch - up free current at any Pin	I <sub>LATCH</sub>		-500	500	mA
Thermal impedance	Θ <sub>JA</sub>	in free air		152	K/W
Storage temperature	T <sub>stg</sub>		-55	+150	°C
Junction temperature	T <sub>vj</sub>		-40	+150	°C

[1] ISO 7637 test pulses are applied to VS via a reverse polarity diode and >2uF blocking capacitor.

[2] ISO 7637 test pulses are applied to BUS via a coupling capacitance of 1 nF.

### 2.3 Static Characteristics

Unless otherwise specified all values in the following tables are valid for  $V_S = 7$  to  $18V$ ,  $V_{CC} = 4.5$  to  $5.5V$  and  $T_{AMB} = -40$  to  $125^\circ C$ . All voltages are referenced to ground (GND), positive currents are flow into the IC.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>PIN VS, VCC</b>						
$V_{CC}$ undervoltage lockout	$V_{CC\_UV}$	EN=H, TxD=L	2.75		4.3	V
Supply current, dominant	$I_{Sd}$	$V_S = 18V, V_{CC} = 5.5V$ TxD = L		0.9	2	mA
Supply current, dominant	$I_{CCd}$	$V_S = 18V, V_{CC} = 5.5V$ TxD = L		0.6	2	mA
Supply current, recessive	$I_{Sr}$	$V_S = 18V, V_{CC} = 5.5V$ TxD = H		25	50	$\mu A$
Supply current, recessive	$I_{CCr}$	$V_S = 18V, V_{CC} = 5.5V$ TxD = H		50	75	$\mu A$
Supply current, sleep mode	$I_{Ssl}$	$V_S = 12V, V_{CC}$ and TxD = 0V, $T_{amb} = 25^\circ$		6.5		$\mu A$
Supply current, sleep mode	$I_{Ssl}$	$V_S = 12V, V_{CC}$ and TxD = 0V		6.5	14	$\mu A$
<b>PIN BUS – Transmitter</b>						
Short circuit bus current [2] [3]	$I_{BUS\_LIM}$	$V_{BUS} = V_S$ , driver on		120	200	mA
Pull up current bus [2] [3]	$I_{BUS\_PU}$	$V_{BUS} = 0, V_S = 12V$ , driver off	-600		-200	$\mu A$
Pull up current bus	$I_{BUS\_PU\_SLEEP}$	$V_{BUS} = 0, V_S = 12V$ , sleep mode	-100	-75		$\mu A$
Bus reverse current, recessive [2] [3]	$I_{BUS\_PAS\_rec}$	$V_{BUS} > V_S, 8V < V_{BUS} < 18V$ $7V < V_S < 18V$ , driver off			5	$\mu A$
Bus reverse current loss of battery [2] [3]	$I_{BUS}$	$V_S = 0V, 0V < V_{BUS} < 18V$			5	$\mu A$
Bus current during loss of ground [2] [3]	$I_{BUS\_NO\_GND}$	$V_S = 12V, 0 < V_{BUS} < 18V$	-1		1	mA
Transmitter dominant voltage [2]	$Vol_{BUS\_2}$	$V_S = 7V$ , load = $500\Omega$			1.2	V
Transmitter dominant voltage [2]	$Vol_{BUS\_3}$	$V_S = 18V$ , load = $500\Omega$			2	V
BUS input capacitance [1]	$C_{BUS}$	Pulse response via $10k\Omega$ , $V_{PULSE} = 12V, V_S$ open		25	35	pF
<b>PIN BUS – Receiver</b>						
Receiver dominant voltage [2] [3]	$Vil_{BUS}$		$0.4 * V_S$			V
Receiver recessive voltage [2] [3]	$Vih_{BUS}$				$0.6 * V_S$	V
Center point of receiver threshold [1] [2] [3]	$Vi_{BUS\_cnt}$	$V_{BUS\_cnt} = (Vil_{BUS} + Vih_{BUS})/2$	$0.487 * V_S$	$0.5 * V_S$	$0.512 * V_S$	V
Receiver hysteresis [1] [2] [3]	$Vi_{BUS\_hys}$	$V_{BUS\_cnt} = (Vih_{BUS} - Vil_{BUS})$		$0.175 * V_S$	$0.187 * V_S$	V
<b>PIN TXD, EN</b>						
High level input voltage	$V_{ih}$	Rising edge			$0.7 * V_{CC}$	V
Low level input voltage	$V_{il}$	Falling edge	$0.3 * V_{CC}$			V
TxD pull up resistor	$R_{IH\_TXD}$	$V_{TXD} = 0V$	10		25	$k\Omega$
EN pull down resistor	$R_{IL\_EH}$	$V_{EN} = 5V$	20		50	$k\Omega$

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>PIN RXD</b>						
Low level output voltage	$V_{ol\_rxd}$	$I_{RXD} = 2mA$			0.9	V
Leakage Current	$V_{leak\_rxd}$	$V_{RXD} = 5.5V$ , recessive	-10		10	$\mu A$
<b>PIN INH</b>						
On resistance INH	$R_{on\_INH}$	Normal or standby mode, $V_{INH} = V_S - 1V$ , $V_S = 12V$		20	50	$\Omega$
Leakage current INH	$I_{INH\_lk}$	EN = L, $V_{INH} = 0V$	-5		5	$\mu A$
<b>Thermal Protection</b>						
Thermal shutdown	$T_{sd}^{[1]}$		155		180	$^{\circ}C$
Thermal recovery	$T_{hys}^{[1]}$		126		150	$^{\circ}C$

[1] No production test, guaranteed by design and qualification

[2] In accordance to LIN Physical Layer Specification 1.3

[3] In accordance to LIN Physical Layer Specification 2.0

### 2.4 Dynamic Characteristics

Unless otherwise specified all values in the following table are valid for  $V_S = 7$  to  $18V$  and  $T_{AMB} = -40$  to  $125^{\circ}C$ .

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Propagation delay transmitter [1] [3] [6]	$t_{trans\_pd}$	Bus loads: $1K\Omega/1nF$ , $660\Omega/6.8nF$ , $500\Omega/10nF$			5	$\mu s$
Propagation delay transmitter symmetry [3] [6]	$t_{trans\_sym}$	Calculate $t_{trans\_pdf} - t_{trans\_pdr}$	-2		2	$\mu s$
Propagation delay receiver [1] [3] [6] [7] [9]	$t_{rec\_pdf}$	$C_{RxD} = 25pF$			6	$\mu s$
Propagation delay receiver symmetry [3] [6] [7]	$t_{rec\_sym}$	Calculate $t_{trans\_pdf} - t_{trans\_pdr}$	-2		2	$\mu s$
Slew rate rising and falling edge, high battery [5] [6]	$ t_{SR\_HB} $	Bus load, $V_S = 18V$ $1K\Omega/1nF$ $660\Omega/6.8nF$ $500\Omega/10nF$	1	2	3	$V/\mu s$
Slew rate rising and falling edge, low battery [5] [6]	$ t_{SR\_LB} $	Bus load, $V_S = 7V$ $1K\Omega/1nF$ $660\Omega/6.8nF$ $500\Omega/10nF$	0.5	2	3	$V/\mu s$
Slope Symmetry, high battery [5] [6]	$t_{ssym\_HB}$	Bus load, $V_S = 18V$ $1K\Omega/1nF$ $660\Omega/6.8nF$ $500\Omega/10nF$ Calculate $t_{sdom} - t_{srec}$	-5		+5	$\mu s$
Bus duty cycle 1 [7]	D1	Calculate $t_{BUS\_rec(min)}/100\mu s$	0.396			
Bus duty cycle 2 [7]	D2	Calculate $t_{BUS\_rec(max)}/100\mu s$			0.581	
Receiver debounce time [2] [5] [9]	$t_{rec\_deb}$	BUS rising and falling edge	1.5		4	$\mu s$
Wake-up filter time	$t_{wu}$	Sleep mode, BUS rising and falling edge	30		150	$\mu s$
EN - debounce time	$t_{en\_deb}$	Normal to sleep mode transition	10	20	40	$\mu s$

[1] Propagation delays are not relevant for LIN protocol transmission, value only information parameter

[2] No production test, guaranteed by design and qualification

[3] See Figure 2 - Input / Output timing

[4] See Figure 8 - Slope time and slew rate calculation

[5] See Figure 3 – Receiver debouncing and propagation delay

[6] In accordance to LIN Physical Layer Specification 1.3


[7] In accordance to LIN Physical Layer Specification 2.0

[8] See Figure 9 - Duty cycle calculation in accordance to LIN 2.0


[9] This parameter is tested by applying a wave signal to the bus. The minimum slew rate for the bus rising and falling edge is  $50V/\mu s$




## 2.5 Timing Diagrams



**Figure 2 - Input / Output timing**




**Figure 3 – Receiver debouncing and propagation delay**




**Figure 4 – Sleep mode and wake up procedure**

## 2.6 Test Circuits for Dynamic and Static Characteristics



**Figure 5 - Test circuit for dynamic characteristics**



**Figure 6 - Test circuit for automotive transients**

### 3. Functional Description

#### 3.1 Initialization

After *power on*, the chip enters automatically the  $V_{BAT}$ -standby mode. In this intermediate mode the INH output will become HIGH ( $V_S$ ) and therefore the ECU - voltage regulator will provide the  $V_{CC}$  - supply. The transceiver will remain the  $V_{BAT}$ -standby mode until the controller sets it to *normal operation* ( $EN = \text{High}$ ). Only in this mode bus communication is possible. The TH8082 switches itself in the  $V_{BAT}$ -standby mode if  $V_{CC}$  is missing or below the threshold.

#### 3.2 Operating Modes

Via the EN pin it is possible to switch the TH8082 into different operating modes:

##### Normal Mode

The whole TH8082 is active. Switching to normal mode can only be done via the EN pin with  $EN = \text{high}$ .

##### Sleep Mode

The *sleep mode* ( $EN = \text{LOW}$ ) can only be reached from normal mode and permits a very low power consumption because the transceiver and even the external voltage regulator will be disabled. If the  $V_{CC}$  has been switched off a wake-up request from the bus line (remote wake up) will cause the TH8082 to enter the  $V_{BAT}$ -standby mode ( $V_{CC}$  is present again) and sets the RxD output to low until the device enters the normal operation mode (active LOW interrupt at RxD). If the INH pin is not connected to the regulator or the inhibitable external regulator is not the one that provides the  $V_{CC}$  - supply, the normal mode is directly accessible by logic high on the EN pin. (wake up via mode change/local wake up)

In order to prevent an unintended wake-up caused by disturbances of the automotive environment incoming dominant signals from the bus have to exceed the wake-up delay time.

##### Thermal Shutdown Mode

If the junction temperature  $T_J$  is higher than  $155^\circ\text{C}$ , the TH8082 will be switched into the thermal shutdown mode. Within this mode the transmitter will be switched off.

If  $T_J$  falls below the thermal shutdown temperature (typ.  $140^\circ\text{C}$ ) the TH8082 will be switched to the previous state.

#### 3.3 Mode control

EN	VCC	Comment	INH	RxD
0	0	$V_{BAT}$ -standby , power on	$V_S$	0
0	1	$V_{BAT}$ -standby , $V_{CC}$ on	$V_S$	X
1	1	Normal mode	$V_S$	$V_{CC} = \text{recessive}$ 0 = dominant
0	0	Sleep mode	floating	0
0	1	Sleep mode regulator not disabled directly switch to normal mode with $EN = 1$	floating	$V_{CC}$
0	0/1	Remote wake up request	$V_S$	0 - Active low wake up interrupt

Table 1 - Mode control

### 3.4 LIN BUS Transceiver

The transceiver consists a bus-driver ( $1.2V@40mA$ ) with slew rate control, current limitation and as well in the receiver a high voltage comparator followed by a debouncing unit.

#### **BUS Input/Output**

The recessive BUS level is generated from the integrated 30k pull up resistor in serial with a diode. This diode prevent the reverse current of  $V_{BUS}$  during differential voltage between  $V_S$  and BUS ( $V_{BUS} > V_S$ ). No additional termination resistor is necessary to use the TH8082 in LIN slave nodes. If this IC is used for LIN master nodes it is necessary that the BUS pin is terminated via a external 1k $\Omega$  resistor in serial with a diode to VBAT or INH (See chapter 4.4 Short circuit to ground).

#### **TxD Input**

During transmission the data at the pin TxD will be transferred to the BUS driver for generating a BUS signal. To minimize the electromagnetic emission of the bus line, the BUS driver is equipped with an integrated slew rate control and wave shaping unit.

Transmitting will be interrupted in the following cases:

- Sleep mode
- Thermal Shutdown active
- $V_{BAT}$  standby


The CMOS compatible input TxD controls directly the BUS level:

TxD = low	->	BUS = low (dominant level)
TxD = high	->	BUS = high (recessive level)

The TxD pin has an internal pull up resistor connected to VCC. This secures that an open TxD pin generates a recessive BUS level.

#### **RxD Output**

The data signals from the BUS pin will be transferred continuously to the pin RxD. Short spikes on the bus signal are suppressed by the implemented debouncing circuit.



**Figure 7 - Receive impulse diagram**

The receive threshold values  $V_{\text{BUS\_CNT\_max}}$  and  $V_{\text{BUS\_CNT\_min}}$  are symmetrical to the centre voltage of  $0.5 \cdot V_S$  with a hysteresis of typ.  $0.175 \cdot V_S$ . Including all tolerances the LIN specific receive threshold values of  $0.4 \cdot V_S$  and  $0.6 \cdot V_S$  will be secure observed.

The received BUS signal will be output to the RxD pin:

$\text{BUS} < V_{\text{BUS\_CNT}} - 0.5 \cdot V_{\text{HYS}}$	->	RxD = low (BUS dominant)
$\text{BUS} > V_{\text{BUS\_CNT}} + 0.5 \cdot V_{\text{HYS}}$	->	RxD = high, floating (BUS recessive)

This pin is a buffered open drain output with a typical load of:

Resistance: 2.7 kOhm

Capacitance: < 25 pF

### EN-Pin

The TH8082 is switched into the sleep mode with a falling edge and into normal mode with a rising edge at the EN pin. The normal mode will be kept as long as EN = high (See Figure 4 – Sleep mode and wake up procedure for more details).

If the TH8082 is switched to sleep mode also a connected voltage regulator via the INH pin is switched off.

The deactivation of TH8082 with EN = low can be done independent from the state of the bus-transceiver.

The EN input is internal pulled down so that it is secured if this pin is not connected a low level will be applied.

### Datarate

The TH8082 is a **constant slew rate** transceiver that means the bus driver operates with a fixed slew rate range of  $1.0 \text{ V}/\mu\text{s} \leq \Delta V/\Delta T \leq 3 \text{ V}/\mu\text{s}$ . This principle secures a very good symmetry of the slope times between recessive to dominant and dominant to recessive slopes within the LIN bus load range ( $C_{\text{BUS}}$ ,  $R_{\text{term}}$ ).

The TH8082 guarantees data rates up to 20kbit within the complete bus load range under worst case conditions. The constant slew rate principle is very robust against voltage drops and can operate with RC-oscillator systems with a clock tolerance up to  $\pm 2\%$  between 2 nodes.

## **4. Operating under Disturbance**

### **4.1 Loss of battery**

If the ECU is disconnected from the battery, the bus pin is in high impedance state. There is no impact to the bus traffic and to the ECU itself.

### **4.2 Loss of Ground**

In case of an interrupted ECU ground connection there is no influence to the bus line.

### **4.3 Short circuit to battery**

The transmitter output current is limited to the specified value in case of short circuit to battery in order to protect the TH8082 itself against high current densities .

### **4.4 Short circuit to ground**

If the bus line is shorted to negative shifted ground levels, there is no current flow from the ECU ground to the bus and no distortion of the bus traffic occurs.

The permanent failure current from battery to ground can be reduced dramatically by using the INH pin as termination pin for the master pull up (See Figure 10 - Application Circuitry).

If the controller detects a short circuit of the bus to ground (RxD timeout) the transceiver can be set into sleep mode. The INH pin is floating and in this case the master pull up resistor is disconnected from the bus line. Additionally the internal slave termination resistor is switched off and only a high impedance termination is applied to the bus (typ. 75 $\mu$ A). The failure current of the hole system can be reduced by at least ten times to prevent a fast discharge of the car battery. If the failure disappears, the bus level will become recessive again and will wake up the system even if no local wake up is present or possible.

### **4.5 Thermal overload**

The TH8082 is protected against thermal overloads. If the chip temperature exceeds the specified value, the transmitter is switched off until thermal recovery. The receiver is still working while thermal shutdown.

### **4.6 Undervoltage Vcc**

If the ECU regulated supply voltage is missing or decreases under the specified value, the transmitter is switched off to prevent undefined bus traffic.

## 5. Application Hints

### 5.1 LIN System Parameter


#### 5.1.1. Bus loading requirements

Parameter	Symbol	Min	Typ	Max	Unit
Operating voltage range	$V_{BAT}$	8		18	V
Voltage drop of reverse protection diode	$V_{Drop\_rev}$	0.4	0.7	1	V
Voltage drop at the serial diode in pull up path	$V_{SerDiode}$	0.4	0.7	1	V
Battery shift voltage	$V_{Shift\_BAT}$	0		0.1	$V_{BAT}$
Ground shift voltage	$V_{Shift\_GND}$	0		0.1	$V_{BAT}$
Master termination resistor	$R_{master}$	900	1000	1100	$\Omega$
Slave termination resistor	$R_{slave}$	20	30	60	$k\Omega$
Number of system nodes	N	2		16	
Total length of bus line	$LEN_{BUS}$			40	m
Line capacitance	$C_{LINE}$		100	150	pF/m
Capacitance of master node	$C_{Master}$		220		pF
Capacitance of slave node	$C_{Slave}$		220	250	pF
Total capacitance of the bus including slave and master capacitance	$C_{BUS}$	0.47	4	10	nF
Network Total Resistance	$R_{Network}$	500		862	$\Omega$
Time constant of overall system	$\tau$	1		5	$\mu s$

**Table 2 - Bus loading requirements**



## 5.2 Min/max slope time calculation



**Figure 8 - Slope time and slew rate calculation in accordance to LIN 1.3**

The slew rate of the bus voltage is measured between 40% and 60% of the output voltage swing (linear region). The output voltage swing is the difference between dominant and recessive bus voltage.

$$dV/dt = 0.2 \cdot V_{\text{swing}} / (t_{40\%} - t_{60\%})$$

The slope time is the extension of the slew rate tangent until the upper and lower voltage swing limits:


$$t_{\text{slope}} = 5 \cdot (t_{40\%} - t_{60\%})$$

The slope time of the recessive to dominant edge is directly determined by the slew rate control of the transmitter:

$$t_{\text{slope}} = V_{\text{swing}} / dV/dt$$

The dominant to recessive edge is influenced from the network time constant and the slew rate control, because it's a passive edge. In case of low battery voltages and high bus loads the rising edge is only determined by the network. If the rising edge slew rate exceeds the value of the dominant one, the slew rate control determines the rising edge.

### 5.3 Duty Cycle Calculation



**Figure 9 - Duty cycle calculation in accordance to LIN 2.0**

With the timing parameters shown in Figure 9 two duty cycles, based on  $t_{rec(min)}$  and  $t_{rec(max)}$  can be calculated as follows:

$$D1 = t_{rec(min)} / (2 * t_{Bit})$$

$$D2 = t_{rec(max)} / (2 * t_{Bit})$$


For proper operation at 20KBit/s ( $t_{Bit} = 50\mu s$ ) the LIN driver has to fulfil the duty cycles specified in chapter 2.4 Dynamic Characteristics for supply voltages of 7 to 18V and the defined standard loads.

Due to this simplified definition there is no need to measure slew rates, slope times, transmitter delays and dominant voltage levels as specified in the LIN physical layer specification 1.3.

The device within the D1/D2 duty cycle range operates also in applications with reduced bus speed of 10.4KBit/s or below.


In order to minimize EME, the slew rates of the transmitter can be reduced (approximately by 2 times). Such devices have to fulfil the duty cycle definition D3/D4 in the LIN physical layer specification 2.0. Devices within this duty cycle range cannot operate in 20KBit/s applications.

## 5.4 Application Circuitry



**Figure 10 - Application Circuitry**


## 6. Pin Description



**Figure 11 - Pin description SOIC8 package**

Pin	Name	IO-Typ	Description
1	RXD	O	Receive data from BUS to core, LOW in dominant state
2	EN	I	Enables the normal operation mode when HIGH
3	VCC	P	5V supply input
4	TXD	I	Transmit data from core to BUS, LOW in dominant state
5	GND	G	Ground
6	BUS	I/O	LIN bus pin, LOW in dominant state
7	VS	P	Battery input voltage
8	INH	O	Control output for voltage regulator, termination pin for master pull up

## 7. Mechanical Specification SOIC8




Small Outline Integrated Circuit (SOIC), SOIC 8, 150 mil

	A1	B	C	D	E	e	H	h	L	A	$\alpha$	ZD	A2
All Dimension in mm, coplanarity < 0.1 mm													
min	0.10	0.36	0.19	4.80	3.81	1.27	5.80	0.25	0.41	1.52	0°	0.53	1.37
max	0.25	0.46	0.25	4.98	3.99		6.20	0.50	1.27	1.72	8°		1.57
All Dimension in inch, coplanarity < 0.004"													
min	0.004	0.014	0.0075	0.189	0.150	0.050	0.2284	0.0099	0.016	0.060	0°	0.021	0.054
max	0.0098	0.018	0.0098	0.196	0.157		0.244	0.0198	0.050	0.068	8°		0.062

## 8. Tape and Reel Specification

### 8.1 Tape Specification




Standard Reel with diameter of 13"

Package	Parts per Reel	Width	Pitch
SOIC8	2500	12 mm	8 mm

$D_0$	$E$	$P_0$	$P_2$	$T_{\text{max}}$	$T_1 \text{ max}$	$G_1 \text{ min}$	$G_2 \text{ min}$	$B_1 \text{ max}$	$D_1 \text{ min}$	$F$	$P_1$	$R_{\text{min}}$	$T_2 \text{ max}$	$W$
1.5 $\pm 0.1$	1.75 $\pm 0.1$	4.0 $\pm 0.1$	2.0 $\pm 0.05$	0.6	0.1	0.75	0.75	8.2	1.5	5.5 $\pm 0.05$	4.0 $\pm 0.1$	30	6.5	12.0 $\pm 0.3$

$A_0$ ,  $B_0$ ,  $K_0$  can be calculated with package specification.  
Cover Tape width 9.2 mm.

## 8.2 Reel Specification



$A_{max}$	$B^*$	$C$	$D^*_{min}$
330	$2.0 \pm 0.5$	$13.0 +0.5/-0.2$	20.2

Width of half reel	$N_{min}$	$W_1$	$W_2_{max}$
4 mm	100,0	4,4	7,1
8 mm	100,0	8,4	11,1

## 9. ESD/EMC Remarks

### 9.1 General Remarks

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD). Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

### 9.2 ESD-Test

The TH8082 is tested according MIL883D (human body model).

### 9.3 EMC

The test on EMC impacts is done according to ISO 7637-1 for power supply pins and ISO 7637-3 for data- and signal pins.

Power Supply pin VS:

Testpulse	Condition	Duration
1	$t_1 = 5 \text{ s} / U_S = -100 \text{ V} / t_D = 2 \text{ ms}$	5000 pulses
2	$t_1 = 0.5 \text{ s} / U_S = 100 \text{ V} / t_D = 0.05 \text{ ms}$	5000 pulses
3a/b	$U_S = -150 \text{ V} / U_S = 100 \text{ V}$ burst 100ns / 10 ms / 90 ms break	1h
5	$R_i = 0.5 \Omega, t_D = 400 \text{ ms}$ $t_r = 0.1 \text{ ms} / U_P + U_S = 40 \text{ V}$	10 pulses every 1min

Data- and signal pins EN, BUS:

Testpulse	Condition	Duration
1	$t_1 = 5 \text{ s} / U_S = -100 \text{ V} / t_D = 2 \text{ ms}$	1000 pulses
2	$t_1 = 0.5 \text{ s} / U_S = 100 \text{ V} / t_D = 0.05 \text{ ms}$	1000 pulses
3a/b	$U_S = -150 \text{ V} / U_S = 100 \text{ V}$ burst 100ns / 10 ms / 90 ms break	1000 burst



## **10. Assembly Information**

This Melexis device is classified and qualified regarding soldering technology, solderability and moisture sensitivity level, as defined in this specification, according to following test methods:

- IPC/JEDEC J-STD-020  
Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface Mount Devices  
(classification reflow profiles according to table 5-2)
- EIA/JEDEC JESD22-A113  
Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing  
(reflow profiles according to table 2)
- CECC00802  
Standard Method For The Specification of Surface Mounting Components (SMDs) of Assessed Quality
- EIA/JEDEC JESD22-B106  
Resistance to soldering temperature for through-hole mounted devices
- EN60749-15  
Resistance to soldering temperature for through-hole mounted devices
- MIL 883 Method 2003 / EIA/JEDEC JESD22-B102  
Solderability

For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis.

The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board.

Based on Melexis commitment to environmental responsibility, European legislation (Directive on the Restriction of the Use of Certain Hazardous substances, RoHS) and customer requests, Melexis has installed a roadmap to qualify their package families for lead free processes also. Various lead free generic qualifications are running, current results on request.

For more information on Melexis lead free statement see quality page at our website:  
<http://www.melexis.com/html/pdf/MLXleadfree-statement.pdf>

## **11. Disclaimer**

Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services.

© 2002 Melexis NV. All rights reserved.

*Your notes*

---

For the latest version of this document Go to our website at  
[www.melexis.com](http://www.melexis.com)

Or for additional information contact Melexis Direct:

Europe and Japan:  
Phone: +32 1367 0495  
E-mail: [sales\\_europe@melexis.com](mailto:sales_europe@melexis.com)

All other locations:  
Phone: +1 603 223 2362  
E-mail: [sales\\_usa@melexis.com](mailto:sales_usa@melexis.com)

ISO/TS16949 and ISO14001 Certified