

Introduction To HDL

Verilog HDL

Debdeep Mukhopadhyay debdeep@cse.iitm.ernet.in

Dept of CSE, IIT Madras

- 1

How it started!



- Gateway Design Automation
- Cadence purchased Gateway in 1989.
- Verilog was placed in the public domain.
- Open Verilog International (OVI) was created to develop the Verilog Language as IEEE standard.

Dept of CSE, IIT Madras

The Verilog Language



- Originally a modeling language for a very efficient eventdriven digital logic simulator
- Later pushed into use as a specification language for logic synthesis
- Now, one of the two most commonly-used languages in digital hardware design (VHDL is the other)
- Virtually every chip (FPGA, ASIC, etc.) is designed in part using one of these two languages
- Combines structural and behavioral modeling styles

Dept of CSE, IIT Madras


3


Multiplexer Built From Primitives





```
module mux(f, a, b, sel); ← Verilog programs built from modules
output f;
                                              Each module has
input a, b, sel;
                                              an interface
       g1(f1, a, nsel),
and
                                           Module may contain
        g2(f2, b, sel);
                                           structure: instances of
                                           primitives and other
       g3(f, f1, f2);
                                           modules.
notg4(nsel, sel);
endmodule
                                      nse
                                              g1
                                                     f2
```

Dept of CSE, IIT Madras









Identifiers in Verilog



- Any Sequence of letter, digits, dollar sign, underscore.
- First character must be a letter or underscore.
- It cannot be a dollar sign.
- Cannot use characters such as hyphen, brackets, or # in verilog names

Dept of CSE, IIT Madras

9

Verilog Logic Values



- Predefined logic value system or value set
 : '0', '1', 'x' and 'z';
- 'x' means uninitialized or unknown logic value
- 'z' means high impedance value.

Dept of CSE, IIT Madras

Verilog Data Types



- Nets: wire, supply1, supply0
- Registers.
- Wire:
- i) Analogous to a wire in an ASIC.
- ii) Cannot store or hold a value.
- Integer

Dept of CSE, IIT Madras

-11

The Register Data Type



- Register Data Type: Comparable to a variable in a programming language.
- Default initial value: 'x'
- module reg_ex1; reg Q; wire D; always @(posedge clk) Q=D;
- A reg is not always equivalent to a hardware register, flipflop or latch
- module reg_ex2; // purely combinational reg a, b, c; always @(a or b) c=a|b; endmodule

Dept of CSE, IIT Madras

Numbers



- Format of integer constants:
 Width' radix value:
- Verilog keeps track of the sign if it is assigned to an integer or assigned to a parameter.
- Once verilog looses sign the designer has to be careful.

Dept of CSE, IIT Madras

13

Hierarchy



- Module interface provides the means to interconnect two verilog modules.
- Note that a reg cannot be an input/ inout port.
- A module may instantiate other modules.

Dept of CSE, IIT Madras

Instantiating a Module



Instances of

module mymod(y, a, b);

Lets instantiate the module,
 mymod mm1(y1, a1, b1); // Connect-by-position

mymod mm2(.a(a2), .b(b2), .y(c2)); // Connect-by-name

Dept of CSE, IIT Madras

15

Sequential Blocks



- Sequential block is a group of statements between a begin and an end.
- A sequential block, in an always statement executes repeatedly.
- Inside an initial statement, it operates only once.

Dept of CSE, IIT Madras

Procedures



- A Procedure is an always or initial statement or a function.
- Procedural statements within a sequential block executes concurrently with other procedures.

Dept of CSE, IIT Madras

Assignments



- module assignments // continuous assignments always // beginning of a procedure begin //beginning of a sequential block //....Procedural assignments end endmodule
- A Continuous assignment assigns a value to a wire like a real gate driving a wire.

module holiday_2(sat, sun, weekend); module holiday_1(sat, sun, weekend); input sat, sun; output weekend; input sat, sun; output weekend; reg weekend;

// Continuous assignment

always @(sat or sun) assign weekend = sat | sun;

weekend = sat | sun; // Procedural endmodule endmodule // assignment

Dept of CSE, IIT Madras

Blocking and Nonblocking Assignments



- Blocking procedural assignments must be executed before the procedural flow can pass to the subsequent statement.
- A Non-blocking procedural assignment is scheduled to occur without blocking the procedural flow to subsequent statements.

Dept of CSE, IIT Madras

19

Nonblocking Statements are odd!



```
a = 1; a <= 1;
```

b = a; $b \le a;$

c = b; $c \le b;$

Blocking assignment: Nonblocking assignment:

a = b = c = 1 a = 1

b = old value of ac = old value of b

Dept of CSE, IIT Madras

Nonblocking Looks Like Latches



- RHS of nonblocking taken from latches
- · RHS of blocking taken from wires

Dept of CSE, IIT Madras

Examples



21

- Non-blocking: always @(A1 or B1 or C1 or M1) begin
 - M1=#3(A1 & B1); Y1= #1(M1|C1);

end

 Blocking: always @(A2 or B2 or C2 or M2) begin

M2<=#3(A2 & B2); Y2<=#1(M1 | C1);

end

Dept of CSE, IIT Madras

Statement executed at time t causing M1 to be assigned at t+3

Statement executed at time t+3 causing Y1 to be assigned at time t+4

Statement executed at time t causing M2 to be assigned at t+3

Statement executed at time t causing Y2 to be assigned at time t+1. Uses old values.

Parameterized Design



- module vector_and(z, a, b);
 parameter cardinality = 1;
 input [cardinality-1:0] a, b;
 output [cardinality-1:0] z;
 wire [cardinality-1:0] z = a & b;
 endmodule
- We override these parameters when we instantiate the module as: module Four_and_gates(OutBus, InBusA, InBusB); input [3:0] InBusA, InBusB; output[3:0] OutBus; Vector_And #(4) My_And(OutBus, InBusA, InBusB); endmodule

Dept of CSE, IIT Madras

23

Functions (cont'd)



- Function Declaration and Invocation
 - Declaration syntax:

Dept of CSE, IIT Madras

Function Examples Controllable Shifter

```
module shifter;
`define LEFT_SHIFT
                        1'b0
`define RIGHT_SHIFT
                        1'b1
reg [31:0] addr, left_addr,
  right_addr;
reg control;
initial
begin
end
always @(addr)begin
 left_addr =shift(addr,
   `LEFT_SHIFT);
 right_addr
  =shift(addr, `RIGHT_SHIFT);
```

```
function [31:0]shift;
input [31:0] address;
input control;
begin
   shift = (control==`LEFT_SHIFT)
   ?(address<<1) : (address>>1);
end
endfunction
```

endmodule


Dept of CSE, IIT Madras

25

How Are Simulators Used?



- Testbench generates stimulus and checks response
- · Coupled to model of the system
- · Pair is run simultaneously



Dept of CSE, IIT Madras

Looking back at our multiplexer



Dept of CSE, IIT Madras


2


TestBench of the Multiplexer



```
Testbench
 module testmux;
 reg a, b, s;
 wire f;
 reg expected;
 mux2 myMux (.select(s), .in0(a), .in1(b), .out(f));
 initial
       begin
            s=0; a=0; b=1; expected=0;
    #10 a=1; b=0; expected=1;
   #10 s=1; a=0; b=1; expected=1;
  end
initial
     "select=%b in0=%b in1=%b out=%b, expected out=%b time=%d",
      s, a, b, f, expected, $time);
endmodule // testmux
```

Dept of CSE, IIT Madras





Car Controller (contd.)



```
always @(posedge clk or
negedge keys)
begin
if(!keys)
speed = stop;
else if(accelerate)
case(speed)
stop: speed = slow;
slow: speed = mdium;
mdium: speed = fast;
fast: speed = fast;
endcase
```

```
else if(brake)
    case(speed)
    stop: speed = stop;
    slow: speed = stop;
    mdium: speed = slow;
    fast: speed = mdium;
    endcase
    else
    speed = speed;
    end
```

endmodule

Dept of CSE, IIT Madras

31

A Better Way!



- We keep a separate control part where the next state is calculated.
- The other part generates the output from the next state.
- We follow this architecture in the coding of any finite state machines, like ALU, etc. (to be discussed later)

Dept of CSE, IIT Madras

```
module fsm_car_speed_2(clk, keys, brake, accelerate, speed);
                                        slow.
                                           if(brake)
 input clk, keys, brake, accelerate;
                                            newspeed = stop;
 output [1:0] speed;
                                                                          always @(posedge clk or
                                           else if(accelerate)
 reg [1:0] speed;
                                                                              negedge keys)
                                            newspeed = mdium;
 reg [1:0] newspeed;
                                                                            begin
                                                                            if(!keys)
                                            newspeed = slow;
 parameter stop = 2'b00,
                                                                            speed = stop;
                                          mdium:
        slow = 2'b01,
                                                                            else
        mdium = 2'b10,
                                           if(brake)
                                                                            speed = newspeed;
        fast = 2'b11;
                                            newspeed = slow;
                                                                            end
                                           else if(accelerate)
always @(keys or brake or
                                           newspeed = fast;
                                                                          endmodule
   accelerate or speed)
begin
                                            newspeed = mdium;
case(speed)
 stop:
                                          if(brake)
   if(accelerate)
                                            newspeed = mdium;
    newspeed = slow;
                                           else
                                            newspeed = fast;
   else
                                          default:
    newspeed = stop;
                                            newspeed = stop;
                                         endcase
                                         end
     Dept of CSE, IIT Madras
                                                                                        33
```

Conclusion: Write codes which can be translated into hardware!



The following cannot be translated into hardware(non - synthesizable):

- Initial blocks
 - Used to set up initial state or describe finite testbench stimuli
 - Don't have obvious hardware component
- Delays
 - May be in the Verilog source, but are simply ignored
- In short, write codes with a hardware in your mind. In other words do not depend too much upon the tool to decide upon the resultant hardware.
- Finally, remember that you are a better designer than the tool.

---- Thank You

Dept of CSE, IIT Madras

=