Processon Basis.

-CA


3

Fundamental Set of CPU:

The preimarry function of the CPU and other instructions set processors is to execute sequence of instructions, that is, programs, which are stored in an external main memory. Program execution is therefore carried out as follows:

- 1. The CPU transfers instructions and, when necessary, their input data (operands) from main memory to registers in the CPU.
- 2. The CPU executes the instructions in their stored sequence except when execution sequence is explicitly altered by a bromeh instruction.
- 3. When necessary, the CPU transfers output data (results) from the CPU registers to main memory.

Hocesson-main memory communication without cache:



as in figure, no cache memory is present,
the CPU communicates directly with the main memory
M, which is typically a high-capacity multichip randomaccess memory (RAM). The CPU is significantly fasters
than M; that is, it can read from ore write to the
CPU's registers perhaps 5 to 10 times fasters than
it can read from ore write to.

国Processor-Main memory communication using cache:

Many computers have a cache memory CM positioned between the CPU and main memory. The cache CM is smaller and fasters than main memory and may reside, wholly or in part, on the same chip as the CPU. It typically permits the CPU to perstorm a memory load or store operation in a single clock-cycle, whereas a memory access that bypasses the cache and is handled by main memory takes many clock cycle.


The CPU communicates with ID devices in much the same way as it communicates with external memory. The IO devices are associated with addressable negisters and amond CONSTRUENCE OF THE PROPERTY OF called 10 ports to which the CPU can store a world (an output operation) on from which it can load a world (an input operation). In some computers there are 10 instruction per se; all 10 data transfers are implemented by memory-referencing instructions, an approach called "memory-mapped 20". This approach requires that memory locations and IO parets share the same set of addresses, so an address bit pattern that is assigned to memory connot also be assigned to an ID port, and vice versa. Other computers employ ID instructions that are distinct from memoryreferencing instructions. These instructions produce control signals to which ID ports, but not memory locations, respond. This second approach is sometimes called 10 mapped 10.

9 Interrupt:

To design a CPU so that it can neceive nequests for superivisor services directly from secondary memory units and other 10 devices. Such a request is called an a interrupt.

The sequence of operations perctormed by the CPU in processing an instruction constitutes an instruction eyele.

All instructions require two major steps: a "fetch step" during which a new instruction is read from the external memory M and an "execute step" during which the operations specified by the instruction are executed. A check for pending interrupt requests is also usually included in the instruction cycle.



Ag: Overwiew of CPU behavior.


₱ Accumulator-based CPU:

The CPU organization proposed by von Neumann and his colleagues for the IAS computer is the basis for must subsequent designs.

In many early designs, one of the CPU riegisters, the "accumulatori", played a central role, being used to store an input or output operand (result) in the execution for many instructions.

Instructions are fetched by the program control unit PCU, whose main register is the program counter PC. They are executed in the data processing unit DPU, which contains an n-bit arithmetic-logic unit (ALU) and two data registers AC and DR. Most instructions perform operations of the form:

where XI and XZ denote a CPU register (AC, DR on PC) on an external memory location M (adr). The operations to performed by the ALU are limited of fixed-point (integer) addition and subtraction, shifting and logical (world-gate) operations.



AR: Address Register 1R: Instruction 4 PC: Program counter

Ac: Accumulator register.
DL: Data register.

tig: A small accumulator-based CPU.

1 Programming Considerations:

Data-processing operations normally require up to three operands. For example, the addition

has three distinct operands X, Y and Z, The accumulator-based CPU of upper figure supports only single-address instructions, that is, instructions with one explicit memory address. However, AC and DR can serve as implicit operand locations so that multiperrand operations can be implemented by excuting several instructions in sequence. For example, a program to implement, assuming that X, Y and Z all refer to data words in M, can take the following form:

HDL Foremat	Nerrorative foremat (comment)
AC := M(X)	Load X from M into accumulator Ac
DR:=Ac	Move contents of Ac to DR
AC := M(Y)	Load Y into accumulator AC
AC := AC+DR	Add DR to AC
M(2):= AC	Store contents of AC in M

由 Arrchitectura Extensions:

There are many ways in which the basic design of the figure of accumulators based CPU can be improved. Most recent CPUs contain the following extensions, which significantly improve their perstormance and ease of programming.

- 1) Multipurpose register set for storing data and addresses.
- 1 Additional data, instruction and address types.
- (11) Registers to indicate computation status.
- 1 Przogram control stack.

1) These replace the accumulator AC and the auxiliary riegisters DR and AR of our basic CPU.

- 10 Most CPUs have instructions to handle data and address with several different world sizes and formats.
- (a) A status register (also called condition code or flag register) indicates infrequent or exceptional conditions resulting from the instruction execution.
- O Varrious special registers and instructions facilitate the transfer of control among programs due to produce calling on external interrupts.

Pipelining 8

Modern CPUs employ a variety of speedup techniques, including cache memoriles, and several forms of instruction level parallelism. Such parallelism may be present in the internal organization, of the DPU or in the overlapping of the operations carried out by the DPU and PCU

The ARM has its origins in the Acorn RISC machine, a microprocessor developed in the Uk to serve as the CPU of a personal computer.

The ARM tamily is preimarily aimed at low-cost, lowpaper applications such as partable computer and games. The ARMS is a 32-bit processor in that both its data worlds and its address worlds are 32 bits (4 bytes) long.

The maximum memorry size of an ARM6 computer is 232 bytes, also referred to as 4GB.

Internal organization:

It has a 32-bit ALU and a file of 32-bit generalpurpose registers, To permit direct interaction between data and control register.

In user mode the negister file appears to contain sixteen 32-bit negisters designated, RO: R15, where R15 is also athe program counter.

The ALU is designed to pereforem basic arrithmetic operations on 32-bit integers. It employs combinational logic fore addition and subtraction and a sequential shift-and-add method. A combinational shift circuit is attached to the ALV support multiplication and other operations. A separate address-incrementer circuit implements address-manipulation operations such as

PC:=PC+1. independentally of the ALU.

Scanned by CamScanner

西CISC Machine:

It is designed to handle 32-bit words (termed long words in 680x0 litercature) efficiently, but instructions are also provided to handle operands of 1,8,16, and 64 bits

The data-processing unit has a register file containing sixteen 32-bit registers, half of which are data neglisters designed DO:D7 and half are address neglisters designed AO:A7. The ALU can execute a large set of fixed point.

Basic Data Representation Format:

In view of the importance of numerical computation, computer designs have paid a great deal of attention to the representation of numbers.

Two main number tormats have evolved:

1) Fixed -point 1) Floating-point.




fig: The basic information types.

Information is represented in a decimal computer by means of binary worlds, where a world is a unit of information of some fixed length, length n. An n=4, we can encode the 10 decimal digits as follows:

0=0000, 1=0001, 2=0010, 3=0011, 4=01005=0101, 6=0110, 7=0111, 8=1000, 9=1001

To encode alphanumerie symbols on characters, 8-bit worlds called bytes are comonly wied.

World size is typically a multiple of 8, common CPU world sizes being 8, 16, 32, 64 bits.

1 Fixed-Point Numbers:

In selecting a number representation to be used in a computer, the following factors should be taken into account:

- > The number types to be represented; for example, integers or real numbers.
- The range of values (number magnitudes) likely to be encountered.
- The precision of the numbers, which refers to the maximum accurracy of the representation.
- of the cost of the hardware required to store and process the numbers.

The recorder of record beens take and the composition to a large

Floating-Point Numbers:

The rrange of numbers that can be represented by a fixedpoint number cade is insufficient for many operations or
applications, particularly scientific computations where very
large are very small numbers are encounted. Scientific
motation permits us to represent such numbers using
relatively few digits. For example, it is easier to write a
quintillion as

1.0 × 10 18

Basic Formats:

Three numbers are associated with a floating-point numbers!

mantissa, M exponent, E base, B.

The mantissa M is also referred to as the significant and freation in the literature. These three components together represent the real number : MXBE.

Compliteness: A function f(x) is said to be computable if it can be evaluated in a finite number of steps by a Turing machine. While real computers differ from Turing machines in having only a finite ammount amount of memory, they can, in practice, evaluate any computable function to a reasonable degree of approximation.

@ Instructions:

Instructions are conveniently divided into the following &

- 1. Data-transfer instructions, which copy information from one location to another either in the processor's internal register set or in the external main memory.
 - 2. "Arcithmetic instructions", which perstorm operations on numerical data.
 - 3. "Logical instructions", which include Boolean and mother nonnumerzical operations.
 - 4. Program-Control instructions, such as browns instructions, which change the sequence in which programs are executed.
 - 5. Input-Output Instructions, which cause information to be transferred between the processor on its main memory and exterenal IO devices.