

Lab Content Course: CSE3112 (Computer Architecture and Organization Lab)

• Experiment 1			
Title	Synchronous Data Transfer		
Outline	 To design and implement a digital circuit to transfer data serially At the sender end the parallel data is converted to serial data to transfer the data to receiver using a single data line. At the receiver end the serial data will be reconstructed to its parallel form. Both sender and receiver circuits should be synchronized using a single clock. 		
Apparatus	4-bit Binary Counter, 74LS161		
	 8-input Multiplexer, 74LS151 8-bit Serial-in Parallel-out Shift Register, 74LS164 Octal D-type Flip-Flop, 74LS374 Hex Inverter, 74LS04 		
	Digital IC Trainer		
Circuit Diagram	• Digital to Trainer		
8	7 E 11 CLK ON TO THE TOTAL		
Task	 Design of the digital circuit Implementation of the design Testing of the circuit Report writing Name of the experiment 		
	 Objective Apparatus Design of the circuit Detail design methodology Truth table (if required) Circuit Diagram Experimental data Result and discussion 		
	o Precautions Experiment, Viva and Report		
Mode of Evaluation			
Percentage of Weight	16%		






CSE-3112(Computer Architecture and Organization Lab)

Task	
	Design of the digital circuit
	Implementation of the design
	Testing the circuit
	Report writing
	Name of the experiment
	o Objective
	o Apparatus
	o Design of the circuit
	 Detail design methodology
	 Truth table (if required)
	Circuit Diagram
	o Experimental data
-	Result and discussion
	o Precautions
Mode of Evaluation	Experiment, Viva and Report
Percentage of Weight	15%

Experiment 3


Title	Frequency counter		
Outline	 To design and implement a frequency counter. The inp frequency will be divided by a constant divisor N (N=1, 15) before feeding it to desired frequency counter. To output of the frequency counter should be show on a 7 segment display Design a circuit for dividing the input frequency by a constant divisor N, where N is integer and variable. N should be easily changeable. Design a circuit to count frequency and show the outp on a 7-segment display. 		
Task	 Design of the digital circuit Implementation of the design Testing the circuit Report writing Name of the experiment Objective Apparatus Design of the circuit Detail design methodology Truth table (if required) Circuit Diagram Experimental data Result and discussion Precautions 		



•	Ex	peri	me	ent	4
---	----	------	----	-----	---

Experiment 4	
Title	Analog to Digital Convertion
Outline	 To design and implement a circuit to convert analog signal (potential difference) into digital data by using an Analog to Digital Converter than store the data in a latch and display the converted digital data using LED Design a circuit with controls to initialize the conversion process. Decode port if multiple input analog input lines available on ADC IC and required to digitize multiple analog input signals. Design circuit to store digital signal in a letch automatically.
Annanatus	(Required to synchronized with ADC IC)
Apparatus	 8-bit µP CompatibleA/D Converter ADC0809 Octal D-type Letch, 74LS373 Digital IC Trainer
Circuit Diagram	Date Cont.
DC (0V~5V) 26 27 28 1 2 3 4 5 9 10 11 12 16	INO
Task	 Design of the digital circuit Implementation of the design Testing the circuit Report writing Name of the experiment Objective Apparatus Design of the circuit Detail design methodology Truth table (if required) Circuit Diagram Experimental data Result and discussion Precautions
Mode of Evaluation	Experiment, Viva and Report
Percentage of Weight	14%

• Experiment 5 Title	Arithmetic circuit control design
Outline	To design and implement arithmetic circuits with selection
	variable S ₀ & S ₁ and operand A (4 bits), B (4 bits) &C _{in} that
	generates the following operations:
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	0 1 F=A F=A+1
	1 0 F=B' F=B'+1
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Apparatus	 Construct truth table and K-Map to generate Boolean equations for the arithmetic circuit. Implement the circuit for according to the Boolean equations. 4-bit Binary Full Adder, 74LS283 Quad 2-input AND gate, 74LS08
	• Quad 2-input OR gate, 74LS32
	- You Investor 741 CO4
	• Hex Inverter, 74LS04
	Quad 2-input Exclusive-OR gate, 74LS86
Truth Table	Digital IC Trainer
ram rable	Input Output
	S_0 S_1 A_i B_i X_i Y_i
	0 0 0 0 0 0
	0 0 0 1 0 1
	0 0 1 0 1 0
	0 0 1 1 1 1
	0 1 0 0 0 0
	0 1 0 1 0 0
	0 1 1 0 1 0
	0 1 1 1 0
	1 0 0 0 1
	1 0 0 1 0 0
	1 0 1 0 0 1
	1 0 1 1 0 0
	1 1 0 0 1
	1 1 0 1 0 0
	1 1 1 0 1 1
	1 1 1 1 1 0
-Мар	X ₁ : S ₁ 'S ₁ ' S ₂ 'S ₁ S ₂ S ₂ S ₃
. гар	2001 3031 3051 5051
	A ₁ 'B ₁ ' 0 0 0 0
	A _i 'B _i 0 0 0 0
	A_iB_i 1 1 1 0
	A_iB_i' 1 1 1 0
	$X_i = (S_0' + S_1)A_i$
	V
	$\frac{3031}{5051}$ $\frac{3051}{5051}$ $\frac{5051}{5051}$
	$A_i B_i $
	$A_i B_i$ 1 1 0 0
	A_iB_i 1 1 0 0
	A_iB_i 0 0 1 1
	$Y_i = (S_0 + S_1')(B_i \oplus S_0)$
	(()(old 30)



 Experiment 6 Arithmetic circuit control design Title To design and implement arithmetic circuits with selection Outline variable So& S1 and operand A (4 bits), B (4 bits) &Cin that generates the following operations: $C_{in}=1$ $C_{in}=0$ $S_0 \mid S_1$ F=A+1F=AF=A-B F=A-B-1 F=B-A F=B-A-1F=A+B+1F=A+B Construct truth table and K-Map to generate Boolean equations for the arithmetic circuit. Implement the circuit for according to the Boolean equations. 4-bit Binary Full Adder, 74LS283 Apparatus Quad 2-input AND gate, 74LS08 Quad 2-input OR gate, 74LS32 Hex Inverter, 74LS04 Quad 2-input Exclusive-OR gate, 74LS86 Digital IC Trainer Output Input Truth Table Yi Bi Xi S_1 A_i So K-Map X_i : So'S1' $S_0'S_1$ S_0S_1 S_0S_1 A'B' A'B A_iB_i A_iB_i' $X_1 = S_0S_1' \oplus A_1$ Yı: S_0S_1 S_0S_1 $A_i'B_i'$ $A_i'B_i$ A_iB_i A_iB_i'

CSE-3112(Computer Architecture and Organization Lab)

 $Y_i = (S_0 + S_1)(S_0'S_1 \bigoplus B_i)$

W

