
Chapters 4 -> Data path Design

Fil & bit adder-Subractor. (Parallel):


(A)

The circuit of full adders:



Traule table fore full adder and subtractor :-

1	В	1	Full adders		Full subtractor		*
<i>A</i>		C	Sum	Carrey	Diff.	Borrow	
0	0	0	0	0	0	0	71
0	0	1	1	0	1	1	Part production
O	1	0	1	٥	1	1	
٥	1	1	0	1	0	1	
1	0	0	1	0	1	٥	Albras .
1	0	1	O	1	٥	0 "	
1	1.	O	0	1	0	0	
1	1.	1	1	. 1	1	1	
	1 al					1.	



tig: 8 bit parallel adden-subtractor.

Pa Querthow:

Dhen the result of an arcithmetic operation exceeds the standards world size n, overthow occurs.

Ex: 2=X+Y = 11101011 + 00101010 = 400010101

overations is indicated by a flag bit of in operations involving single signed numbers: this flag is found in CPU startus registers.

Now C_{n-1}, the carry output signal from the sign position, is defined by (2n-1) - 1 + 2n-1 - 2 +

N= Cn-1 (1) Cn-2.

Either (1) or (1) can be used to design overtlow ditection logic tor 2's complement addition/subtraction.

High speed adders (Carry look ahead adders) ?

One approach is to compute the input conny needed by stage i directly from carriy-like signals obtained from all the preceding stages i-1, i-2,..., o reather than waiting for the normal carrises to repple slowly from stage to stage. Adders that use this principle are called carriy-lookahead adders.

in tull adders, the output line Ci will replacing by two auxiliary signals called gi and Pi or generate and preopagate.

gi = xidi , Pi = xi+ di

Cn-1

CLA

P_{n-1}

P_{n-2}

P_{n-2}

P_{n-2}

P_{n-2}

P_{n-2}

P_{n-2}

P_{n-2}

P_{n-1}

P_{n-2}

P_{n-1}

P_{n-2}

P_{n-1}

P_{n-2}

P_{n-2}

P_{n-1}

P_{n-2}

P_{n-1}

P_{n-2}

P_{n-2}

P_{n-2}

P_{n-1}

P_{n-2}

P_n


fig: Overall structure of carry-bokahead adder.

Design of A complete 2's complement addent-

Subtractore:

We will design a too's -complement adder-subtracter that computes the three quantities, X+Y, X-Y, Y-X as well as overflow and zero flags. The design goal is to minimize the number of gates used; operating speed is not of concern.

The overthow flag is defined by, $N=C_{n-1}\bigoplus C_{n-2}$ and is realized here by an XOR gate. The zero detection requires access to all the sum outputs and poses no special problems.



tig: 8-bit addern- subtractor.

It contains too 4-bit adders of the type in figure, linked by their carry lines. Two lines COMPX and COMPY control the XOR gates that earn change X and Y to X and \hat{Y} .

The OR gate sets the adder's carry-in line to 1 during Subtraction.

A two-input AND gate combines the two 2 outputs to produce the zero flag, which is I it and only it entire 8-bit result 2=0.

Three of the four signal combinations on COMPX and COMPY control lines implement the desired three arithmetic functions.

The tourdh combination II implements the sum X+Y=1

Year to be a controlled to the control

Multiplication

- 1 Fixed-point multiplication requires substantially more hardware than fixed-point addition.
- 1 Multiplication is usually implemented by some form of repeated addition.
- 3) The main operations involved are shifting and addition.

$$P_{i+1} = P_i + \kappa_i 2^i \Upsilon$$
 — ①

1010
$$\rightarrow$$
 Multiplicand, Y

1101 \rightarrow Multiplien, X

000000000 \rightarrow $P_0 = 0$

1010 \rightarrow $\gamma_0 2^0 Y$

00000 \rightarrow $\gamma_1 = P_0 + \gamma_0 2^0 Y$

0000 \rightarrow $\gamma_1 = P_0 + \gamma_0 2^0 Y$

0000 \rightarrow $\gamma_1 = P_0 + \gamma_0 2^0 Y$
 \rightarrow $\gamma_1 = P_0 + \gamma_1 = P_0 + \gamma_0 2^0 Y$
 \rightarrow $\gamma_1 = P_0 + \gamma_1 = P_$

fig: The multiplication of too binary numbers modified for machine implementation.

> 2'Y is equivalent to Y shifted i positions to the left. .

1 100's - complement multiplier :

A conceptually simple approach to two's complement multiplication is to negate all negative operands at the beginning, pertorem unsigned multiplication on the resulting (positive) numbers, and then negate the result it necessary. Two's complement negation for an integer, $\chi = \chi_{n-1} \chi_{n-2} \dots \chi_1 \chi_0 \text{ is specified by},$ $-\chi = \overline{\chi}_{n-1} \overline{\chi}_{n-2} \dots \overline{\chi}_1 \overline{\chi}_0 + 000 \dots 01 \pmod{2^n}.$


4 Booth's algorithm:

Definitions: Booth's algorithm employ's both addition and Subtraction, but it treats positive and negative operands uniformly - no special actions are required for negative numbers. Booth's algorithm can also be readily extanded in various ways to speed up the multiplication process.

In Booth's approach two adjacent bits $\chi_i \chi_{i-1}$ are examined in each step. If $\chi_i \chi_{i-1} = 0.1$ then γ is "added" to the current partial product P_i , while it $\chi_i \chi_{i-1} = 10$, γ is "subtracted" from P_i . If $\chi_i \chi_{i-1} = 0.0$ or if then neighbor addition or subtraction is performed.

The Armay Implementation of the Booth Multiplication Algo

Implementing the Booth method by a combinational array requires a multituration cell capable of addition, subtraction, and no operation (skip).



ALU

Definition:


The various circuits used to execute data-processing instructions are usually combined in a single circuit called an' arithmetic-logic unit (ALV).

- Simple ALUs that perstorm fixed-point addition and Subtracetion, as well as world based logical operations, can be realized by combinational circuits.
- ALU is divided into two units, an arrithmetic unit (AU) and a logic unit (LU). Some processors contain more than one AU for example, one for fixed-point operations, and another for floating-point iterations.

Features of Combinational ALU?

- 1) The simplest ALUs combine the functions of a 2's complement addern-subtractor with those of a circuit that generates word-based logic functions of the form f(X,Y).
- 2 It can thus implement most of a CPU's fixedpoint data-processing instructions.
- 3 ALU that has separate subunits for logical and arithmetic operations.

- (4) The particular class of operation (logical and arrithments) to be performed is determined by a "mode" control line M attached to a two-way multiplexers.
- (5) The specific operation perstormed by the desired subunit is determined by a "select" control line S.
 - @ The ALU's logical operations are perctormed bitwise,



Les Sequential ALU:

Complete ALUs are usually constructed from low-cost sequential circuit where add and subtract each take one clock cycle, while multiplication and division are multicycle operations.

HALU expansion:

It is quite feasible to manufacture an entire sequential ALU for fixed-point m-bit numbers on a single IC chip. Moreover, the ALU can easily be designed for expansion to handle operands of size n=km, or indeed any world size nym, in two ways:

- 1) Spatial expansion.
 (1) Temporal expansion.

1) Spatial expansion:

Connect k copies of the mobit ALV in the manners of a reipple-carry odders to forem a single ALV capable of processing km-bit words directly. The resulting annay-like cincuit is said to be "bit sliced" because each component ALV concurrently processes a separate "slice" of m-bits from each km-bit operand.

(a) Temporal expansion: Use one copy of the miles

ALU chip in the manner of a serial adder to perstorm

an operation on km-bit worlds in k consecutive

steps (chock eyele). In each step the ALU processes

a separate m-bit slice of each operand. This

processing is called "multicycli on " multiple-precision".

processing.

The Organization of 16 bit ALV using 4-bit slice;

The data buses and register tiles of the individual slices are effectively juxtaposed to increase their size from 4 to 16 bit.

The control lines that select and sequence the operations to be performed are connected to every slice so that all slices execute the same actions in lockstep with one another.

Each slice thus pertorms the same operations on a different 4-bit part (Slice) of the input operands and preduces only the corresponding part of the result.

The required control signals are their derived from an external control unit, which can be hardwired or micro pronammed. Coretain operations require information to be exchanged between slices.

A multicycle implementation of the 16-bit ALU of the figure would require the basic 4-bit ALU to store internally all the information that needs to be exchanged between slices. Add and shift operations require only modest changes like extra flip-flops to Store the output carry and shift signals.




fig: 16 bit ALU composed of four 4-bit slices.

A Bit slicing &

Bit slicing is a method of combining processor modules to multiply the world length. Bit slicing was common with early processors, notably the AMD 2900 services.

I Concept of Bit storage sliced ALU:

In a bit so sliced processor, each module contains on ALU, we usually capable of handling a 4-bit field. By combining two or more identical modules, it is possible to build a processor that can handle any multiple of this value, such as 8 bits, 12 bits, 16 bits, 20 bits and so on. Each module is called a slice. The control line for all the slices are connected effectively in parallel to share the processing a work equally.