#### Experiment No: 01

## Name of the experiment:

To design and implement a digital circuit for synchronous data transfer.

#### Objective:

- 1) At the sender end the parallel data is converted to sevial data to transfer data using a single data line.
- 1) At the receiver end, the serial data will be reconstructed to its parallel form.


synchronous data transfer process or transmission is a process in which a set of data signals is accompanied by timing signals to ensure that the sender and the receiver are at the same stage and synchronized with one another by a single clock. In synchronous data transfer, the sending and receiving units are enabled with some clock signal. At the sender end the parallel data is converted to serial data to transfer the data to the receiver using a single line. At the receiverend, the serial data will be reconstructed to its parallel form.

synchronous transmission mode is used when large amount of data need to transfer very quickly from one location to

another location. The data is sent in blocks instead of individual characters. In this transmission mode, the master does not need any acknowledgement signal from the slave when the data is sent by the master to the slave but both the sender and receiver circuits should be synchronized using a single clock.

## Apparatus

- D 4 bit Binary Counter (IC 74L5161)
- 1 8 input Multiplexer (IC74LSISI)
- 11) 8 bit Serial-in-Brallel out shift register (10 7415164)
- 1V) Dlatch
- Digital Trainer Board
- M Jumper wires etc.



## Working Procedure:

DAt first, we take a 8 bit data signal to 8×1 MUX as input data where 3 bit select line was taken from the output of a 4 bit binary counter. The 4th bit of output signal of the counter was inverted to reset of output signal of the counter was inverted into the counter, where as the output of MUX entered into the 8-bit shift register as an input signal.

1) In the shift register, the inverted clock signal of counter was connected to the shift register as input clock.

Was connected to the shift register as input clock.

Then by selecting load-1 (high) we got the parallel output

Then by from 8 bit serial input.

in Finally, the output of shift register was connected to D-latch to store data bit. In D-latch, 4th bit of the D-latch to store data bit. In D-latch, 4th bit of the Output signal was connected to the latch as enable.

Output signal was connected with shift register it can Thus, by connecting D-latch with shift register it can thus, by connecting D-latch with shift register it can be observed that, the 8 bit output signal was displayed be observed that, the 8 bit output signal was displayed in parallel manner.

### Result and Discussion:

In this experiment, parallel input was taken at the sender-end and it converted to serial data to transfer the data to the receiver end using a single data line. At receiver end, the serial data was converted to its parallel form.

From the experimental it can be seen that, the data was transferred successfully through synchronous data transmission and we have got the expected output. So, it can be said that the experiment was accurate.

#### Precaution

- 1) The IC should was checked before the implementation.
- ii) You and GND was connected properly.
- iii) The circuit was implemented carefully.
- iv) Power supply was connected to the circuit after the implementation of the circuit.

#### Experiment No: 02


Name of the Experiment: To design and implement a memory subsystem to store data in memory and then display the stored data into LED.

#### Apparatus:

- D 4-bit Binary Counter, 74LS161
- i) static RAM, 6116
- in Hex Inverter, 74LS04
- 19 Digital IC Trainer

Objective: The objective of this experiment is to design a circuit where a static RAM store data Following the table below:

Address	Data
€0	Fo
64	Et
62	D2
÷	:
6F	OF



#### Experimental Data:

In Write mode we wrote FO in the address 60;61,62.... 6F respectively in E1, D2, ... OF. In 'Read' Mode, the data was stored in RAM and thus the output was also the same as the data we wrote before. The output data was displayed in the LEDs which followed the given sequence.

## Result and Discussion:

From the experiment, we can observe that the output shown in LED was absolutely same as the binary value that we have stored in RAM in write mode. We wrote data fo, E1, D2.... of in addresses 60,61,62,.... 6f respectively. At the time of write operation, we ran the write mode circuit with 2 full counter cycle just to ensure the data was properly wrote. At the time of checking 'read mode', we disconnected all the input connections of RAM that came from the counter so that the RAM could not get any input.

finally, the output was obtained exactly same as we desired. Therefore, the circuit was error-free and correct.

#### Precautions:

- i) ICs should be connected to vcc and GND carefully and it was strictly followed.
- i) In write mode, the circuit was given enough time to properly write data.
- The input lines were disconnected during the checking of output mode.
- IV) As RAM is a volatile memory, the power supply should be on during the read/write operation.

#### Experiment No: 03


Name of the Experiment: To design and implement a circuit to convert analogue signal to digital data by using an Analogue to Digital Converter and then store the data in a latch and display the converted digital data using LED.

#### Apparatus:

- 1) 8 bit MP compatible A/D converter ADC0809
- 1) Octal Dtype latch (74LS373)
- iii) Digital IC Trainer
- iv) Variable Resistor

Objective:

The objective of this experiment is to design a circuit with controls to initialize the conversion, decode port if multiple analogue input lines available on ADC IC and required to digitalize multiple analogue input signals and store digital signal in a latch.



Experimental Data:
When the voltage was lowest, then all 8-bits were turned off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. When the voltage was given full with variable resistor off. In the case, 5 volt), all the LEDs were turned on . In the interval, if we turned the regulator from left to right or interval, if we turned an increasing sequence of clockwise direction, it showed an increasing sequence of clockwise direction is the contraction of the con

## Result and Discussion:

From the experimental data, we have observed that the analogue signal was converted to digital data. The output LEDS were showing larger binary number in 8 LEDs or bits When we were increasing the voltage using variable resistor. The output was 0000 0000 when we put lowest voltage (0 volt) and it was 1111 1111 when we put the highest voltage (5 volt). The experiment was dividing Ov to 5V into 28 = 256 seperate levels. So, for changing 0.01953V, each time the binary sequence was increased by 1. Though it was not possible to change exactly 0.01953 Volt and to check if the sequence was increased by 1 with variable resistor, the experiment was error-free and successful. In each single pulse, the EOC (End of Conversion) was sending an end of conversion signal which also vertied the circuit was working perfectly. Therefore, the experiment had no error and successful.

#### Precautions

- 1) The wires, breadboard and ICs were checked before the implementation of the circuit.
- 1) Vcc and GND should be connected properly.
- (ii) Variable resistor was checked before application and EOC. was checked if it gives a signal in each single pulse or not
- 10) Power supply was turned on after the implementation of the circuit.

## Name of the Experiment:

To design and implement arithmatic circuits with selection variable So and S1 and operand A (4 bits), B (4 bits), Cin that generates the following operations:

50	151	Cin=0	6
0	0	F = A + B	$C_{in} = J$
0	1	F = A	F=A+B+1
	n		F= A+1
-	-	t = 8,	F = B'+1
1	1	F= A+B'	F=4+8+1

## Apparatus Required:

- 1. 4 bit Binary Full Adder (74L5283)
- 2. Quad 2-input AND Gate (74LSO8)
- 3. Quad 2-imput OR Gate (74LS32)
- 4. Hex Inverter (74LSO4)
- 5. Quad 2-Input Exclusive-OR Gate (74LS86)
- 6. Digital IC Trainer

# Truth Table:

3			7.	_	<u> </u>	_		_	1	_	
	-			npi	<u> </u>	_	<del>-</del>		0	ut 1	put
	So	-	51		A;		8;		X		Yi
	C		Ö		0		0		0		U
			0		0		1		C	)	1
-	0		0		1		0		l		0
	0	_	0		1		1	-	1		1
	0		T		0		0		0		0
	0		1		0		1		0	-	0
	0		1		1		0		1	1	0
	0		1		1		1		ı		0
	1		0		0		0		O		1
	1		0		0		1		0	1	0
-	1	(	)		1		0		Ø		ι
	١	0	)		١		1		0		0
_	1		1		0		0		٥		ı
_	- I	1			0		1	-	0	-	0
	t	1			1		0		1	30	ı
	1	1			1		1		1	(	0

## K-map Simplification:

### For Xi,

	Ai	B;			
5051	$\searrow$	00	01	11_	_10
	00	0	0	1	1
	01	0	0	XI	N
	11	0	0	(	1)
	10	0	0	0	0

Xi = 50 Ai + SIAi = (50 + B1) Ai

For Yi,

5051 A	B;				
-01	00 1	01	l)	01 (	
00	Ö	1	1/	0	
01	0	0	0	0	=
tí -	1	0	0	1	-
10	1	0	0	1	
_		,			_

$$Y_{i} = \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{B}_{i}$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{B}_{i}(\overline{s_{1}}+1)$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}\overline{B}_{i} + \overline{s_{0}}\overline{B}_{i}$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}\overline{B}_{i} + \overline{s_{0}}\overline{s_{0}}\overline{B}_{i} + \overline{s_{0}}\overline{s_{0}}\overline{B}_{i}$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}\overline{B}_{i} + \overline{s_{0}}\overline{B}_{i}(\overline{s_{0}}+\overline{s_{1}})$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}\overline{B}_{i} + \overline{s_{0}}\overline{B}_{i}(\overline{s_{0}}+\overline{s_{1}})$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}\overline{B}_{i} + \overline{s_{0}}\overline{B}_{i}(\overline{s_{0}}+\overline{s_{1}})$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}\overline{B}_{i} + \overline{s_{0}}\overline{B}_{i}$$


$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}\overline{B}_{i} + \overline{s_{0}}\overline{B}_{i}$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}\overline{B}_{i} + \overline{s_{0}}\overline{B}_{i}$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{B}_{i}$$

$$= \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{s_{1}}B_{i} + \overline{s_{0}}\overline{B}_{i}$$





from the experiment, we can observe that the outputs are as expected and given below:

	,					
_	80	51	A	B	Gn = 0	Cont =1
	-0	0	0010	1100	1110	1000
7	0	1	0111	0011	0111	1000
	1	0	1010	1111	0000	T000
	1	1	0101	1000	1011	1100
	0	0	1011	0001	1100	1101

The arithmatic logic unit can perform four different predefined operations successfully according to the given table. The select lines were used to change the mode of operation. Each time, Xi and Yi generates A (4 bit) and B (4 bit) for the adder which was the modified A and B according to the select line. Adder Simply add the given X; and Y; and showed on LED.

## Precaution:

- 1) The ICs were checked before implementation
- 11) The circuit should be implemented carefully.
- (II) Yec and GND were connected properly.
- W Power supply was turned off until the circuit implementation was finished.

### Experiment No: 05

Name of the Experiment: To design and implement an arithmetic control circuit.

## Objective :

We have to design and implement an arithmetic control with selection variable 50 and 51 and operand A (4bits), circuit with selection variable 50 and 51 and operations:

B (4 bits) and Cin that generates the following operations:

So	51	Cin = 0	Cin = 1
0	0	F=A	F= A+1
0	1	F=A-B-1	F=A-B
1	0	F-8-A-1	F = B-A
1	1	F=A+B	f =4+8+1

## Apparatus


- D4 bit binary Full Adder (7418283)
- 1) 2 input AND gate, (74L808)
- 11) 2 input OR gate (4LS32)
- 1) Hex Inverter (741304)
- 9) 2 input XOR gate (74L586)
- 1) Digital 10 Trainer

## Truth Table:

	Inpu	t		Ou	tput
So	SI	A°	B;	Xi	Yi.
0	0	0	0	0	0
0	0	0	1	0	0
0	6	1	0	1	0
0	0		-	1	0
0	1	0	0	0	1
0		0	1	0	0
0	1	1)}	0	1	1
0	1	1	. 1	1	0
1	0	0	0		0
7	0	0		l	1
ı	0	ı	0	0	0
1	Ø	l	I	0	and the second s
Ţ	1	0	0	0	O
1	1	0	1	0	1
1	1	l	0	1	0
1	1	١	1	1	L

## Kmap Simplification:

### For Xi,



$$X_{i} = \overline{5}_{0}A_{i} + \overline{5}_{1}A_{i} + \overline{5}_{0}\overline{5}_{1}A_{i}$$

$$= S_{0}\overline{5}_{1}\overline{A}_{i} + (\overline{5}_{0}+S_{1})A_{i}$$

$$= S_{0}\overline{5}_{1}\overline{A}_{i} + \overline{5}_{0}\overline{5}_{1}\overline{A}_{i}$$

$$= (S_{0}\overline{5}_{1}) + A_{i}$$


For Yi,

5051	4;B;				
2021	00	01	11	10	
00	0	0	0	0 ]	
01		0	0	(1	
11	0	1	1	0	_
10	O	(1	10	0	
			-/-		


$$\gamma_i = \overline{s_0} \, s_1 \overline{B}_i + \overline{s_0} \, B_i$$

$$= (s_0 + s_1) \, (\overline{s_0} \, s_1 \oplus B_i)$$

5051 + Bi



(50+51)



## Experimental data:

From the experiment, we have got the same output as truth table:

So	51	Α	В	Cin = 0	Cin = 1
0	0	0101	1100	0101	0110
0	1	0000	1101	0100	0101
1	0	<b>do11</b>	1010	1001	1010
1	1	0100	1000	1100	1101

## Result and Discussion:

From the experiment data table, we can observe that the output came as expected. The ALU can successfully performed 4 different operations using 2 select lines. Thus, the experiment has no error.

#### Precaution:

- 1) The IC's were checked before implementation
- 1) The circuit should be implemented accurately.
- 11) Power supply was turned on after full circuit implementation.