# System Organization.

# 用 Basic Concepts

The difficulty in transferring information among the units of a computer largely depends on the physical distances separating them. We distinguish too

- 1) Intrasystem communication.
- 1 Intersystem Communication.
- A Intrasystem communications is preimarrily implement ted by groups of electrical wines called buses, which support parallel, that is, world-by-world, data transmission.

### 4 Buses:

The various processor-level components, CPU, caches main memory, and IO (perciplural) devices within a computer system communicate via buses. The term bus in this context covers not only the physical links among the components, but also the mechanisms for controlling the exchange of signals covers the bus.

The system bus consists of three main groups of lines: Daddress Data (11) Control.

The address lines, typically 8 to 32 in number, treansmit the addresses of data items stored in the system's main memory on 10 address spaces.

The data lines, typically 16 to 128 in number, transmit data worlds over the bus. Finally, the control lines pertorem such translations as identifying the transaction type (memory read, memory write, ID interrrupt, and so forth) and synchronizing communication between first and slow units.




fig: Communication within a computer via a single Shared bus.

# 1 Computer Networks:

Digital communication networks designed to link mindependent computers are called computer networks. Their reationals is to permit sharing of computing resources (hardware, software, or data) that are widely dispersed.

### PLAN:

For communication over distances of few kilometers on so-within a single office building, for instance - Local-arrea networks (LANs) are used

A LAN is a computer network employing data-transmission links that are preivate to the network is question.

### BWAN:

Computer networks spread over large geographical arreas, that is, wide-arrea networks (WANs), use data transmission facilities supplied by telecommunications companies.

# 2) Storce and Forward:

One such technique is message switching, which uses intermediate switching centers (servers) on long communication path to store messages and subsequently forward them toward the final destination, this process is called store and forward.

### 今ATM:

A type of packet switching called "asynchronous transfer mode" (ATM) combines voice and data communication using shoret packets that can be transmitted very fast.

An ATM packet called a cell consists of a 5-byte header containing the destination address and containing control information, followed by a 48-byte data field.

A significant contributor to the cost of a bus is the number and type of circuits required to transfer signals to and from the bus. A bus line represents a signal path with potentially very large fan-in and fan-out. Consequently, buffer circuits called "bus drivers and receivers" are needed to transfer signals to and from the bus, respectively.

The special transistors circuit technology called tristate logic is often used in bus design. It is characterized by the presence of three signal values 0,1 and Z, where the third value Z is the 'high-impedance' State". The binary values O and 1 have their usual interpretation and correspond to two specific electrical stage states of a line, such as O volts and B.3 volts. The high-impedance state Z, on the other hand, denotes the state of a line that is electrically disconnected from all voltage sources, that is, an open-circuited or floating line. O and O define a tristate buffer.

Tristate logic circuits have be two big advantages in the design of shared buses:

> They greatly increase the fan-in and fan-out limits of bus lines, persmitting very large numbers of devices to be attached to the same line.

They support bidinectional transmission over the bus by allowing the same bus connection to serve as an input port and as an output port at different line times.




fig: O logie symbol (1) truth table (11) equivalent circuit when enabled.




figure shows how we use tristate logie to interiface to two units U1 and U2 to a set of bidectional bus lines. If  $e_1=1$  and  $e_2=0$ , then  $U_1$  controls on devices the bus lines in question; inforemation is transferred over the bus from U, to Uz, in effect making [x2,i=Z1,i for all i.) Conversely, if e=0 and e== 1, then U2 drives the bus and information is transferred in the opposite directional from U2 to U1, making [21,i=22,i) for all i. If (e=e2=0,) then the outputs of both U, and U2 are logically disconnected from the bus and impose only a minuscule electrical load on it. The combination  $e_1=e_2=1$  is invalid, because it applies too different signals simultaneously to each bus line making the line's state indeterminate, Proper operation of the bus requires that at most one driver connected to each bus line be enabled at any time.

# Bus arbitration:

The possibility exists that several master or slave units connected to a shared bus will request access to the bus at the same time. A selection mechanism called "bus as arbitration" is therefore required to enable the current master, which we will refer to as the bus controller, to decide among such competing requests.




fig: Bus architection using alasy chaining.

tiguize illustrates daisy-chaining arbitration. This method involves three control signals to which we assign the general names BUS REQUEST, BUS GRANT, and BUS BUSY All the bus units are commected to the BUS REQUEST line. When activated, it mainly serves to indicate that one or more units are requesting use of the bus. The bus controller responds to a BUS REQUEST signal only if BUS BUSY is inactive. This response takes the form of a signal placed on the BUS GRANT line. On receiving the BUS GRANT signal, a requesting unit enables its

physical bus connections and activates BUS BUSY & for the duration of its new bus activity.

The main distinguishing feature of daisy chaining is the BUS GRANT signal is distributed; it is connected serially fixom unit as shown in figure. When the first unit requesting access to the receives BUS GRANT, it blocks further propagation of that signal, actives BUS BUSY, and begins to use the BUS. When a nonrequesting unit receives the BUS GRANT signal, it forwards the signal to the next unit. Thus if two units simultaneously request bus access, the one closer to the bus controller, that is, the one that receives BUS GRANT first, gains access to the bus. Selection priority is therefore determined by the order in which the units are linked (chained) by the BUS GRANT lines.

# 国工O control methods:

If such operations are completely controlled by the CPU, that is, the CPU executes programs that initiate, direct, and terminate the ID operations, the computer is said to be using "programmed ID". This type of IO control can be implemented with little or no special hardware, but causes the CPU to spend a lot of time pertorming relatively trivial ID-related functions. One such function is testing the status of IO devices to determine it they require sorvicing by the CPU.

# 面 DMA:

The CPV and ID controller interact only when the CPV must yeild control of the memory bus to the ID controller in response to requests from the latter. This level of ID control is called "direct memory access" (DMA), and the ID device interatace control circuits is called a DMA controller.

- The CPU must perctoren the following steps to determine the status of an ID device:
  - 1. Read the 10 device's status bit.
  - 2. Test the status bit to determine if the device is ready to begin transferring data.
  - 3. If not neady, neturn to step 1; otherwise, proceed with the data transfer.

## 1 Interrupts:

The world "interrupt" is used in a board sense for any intrequent on exceptional event that causes a CPU to temporarily to transfer control from its current program to another program - an Binterrupt handler-that services the event in question.