Department of Computer Science and Engineering

B. Sc. (Engg) Part-II Even Semester Examination 2020 Course: CSE 2231 (Computer Architecture and Organization) Full Marks: 52.5 Duration: 3 (Three) Hours

Answer 06 (Six) questions taking any 03 (Three) from each section

Section-A

		_	Section A		
	1/	a)·	What is meant by 16-bit computer? Explain how operating system bridges the gap between software and hardware.	3.00	
		€) PA	Define latency and throughput. Explain the factors influencing computer speed. Suppose you have two processors A and B with clock period 5ns and 10ns respectively. On average 5.4 and 4.5 clock cycles are required to execute one instruction for A and B respectively. Compare the performance of the two processors.	3.00 2.75	
	I.	a) b)	Compare hardwired and microprogrammed controls. How PC works for branching instructions. Explain instruction cycle with example. Define addressing mode? Describe the instructions R1←M[B]+R3; R2←M[M[ADR]] + M[PC+H] with respect to addressing mode.	3.00 3.00 2.75	
	3.	a) b) c)	What is interrupt service routine? Compare vectored and non-vectored interrupts. Discuss about different types of data manipulation instructions. Explain I/O configuration with its proper block diagram.	2.75 3.00 3.00	
	4.	a) b) c)	Briefly describe the structure of a fixed point ALU with diagram. Shortly discuss how a 16-bit bit-sliced ALU is designed by four 4-bit ALU slices. Distinguish between Ripple-carry adder and Carry-lookahead adder with diagram.	3.00 3.00 2.75	
			Section-B		_
7	<u>5</u> .	Q)	Discuss about program control instructions. Suppose you have a CPU with only 3 registers connected as input through two multiplexers MUX A and MUX B. They are also connected as output through a multiplexer MUX D. The CPU supports only 4 instructions (ADD, SUB, MUL, DIV). Draw the register organization of the mentioned CPU and write the codewords of the instructions: $R3 \leftarrow R2+R1$; $R1 \leftarrow R3-R2$; $R2 \leftarrow R1*R3$. Explain how pipelining improves the performance. Suppose you have a processor with 2.5GHz clock and 4 blocks for pipelining. You have a program with 3×10^5 instructions in which only 45% instructions can be executed through pipelining. Calculate speedup factor for pipelining.	2.00 3.75 3.00	400-120= 280
,	<i>6</i> .	al/ b/	Define peripherals with examples. Mention the requirements for I/O interface. Compare synchronous and asynchronous data transfer scheme. Explain asynchronous data transfer system and mention its advantages. Discuss about strobe-controlled data transfer system with necessary diagram.	2.75 3.00 3.00	##
	ĵ	a) b} > l	Mention the advantages of DMA. Illustrate the steps of DMA transfer from I/O to memory. Illustrate the function of virtual memory. Suppose your computer system needs 512B RAM and 512B ROM. Only the memory chips (RAM and ROM) of size 256B are available. Draw the diagram to illustrate the memory connection.	3.00 3.00	M.4 280
		by € r	Explain the function of cache memory to speedup computer system? Consider that 420 of memory references are available in the cache out of 600. Calculate the cache performance.	2.75	۶
8	ŀ	b) E	Design a micro-programmed control unit based on Wilkes design. Explain the concepts of interleaved memories. Distinguish between CISC and RISC processors.	4.00 2.75 2.00	

Department of Computer Science and Engineering

B.Sc. (Engg.) Part-2 Even Semester Examination-2018

Course: CSE2231 (Computer Architecture and Organization)

Marks: 52.50

3

F

Time: 3 Hours

[N.B. Answer SIX questions taking THREE from each section.]

Section-A

()	(a) (b)	Distinguish between computer architecture and computer organization. Define IAS computer. Discuss the organization of the CPU and main memory of	2.75 4
	(c)	the IAS computer. Mention some important features of third generation computers.	2
2)	(a) (b)	What do you mean by memory-mapped I/O and I/O mapped I/O. Give example. Discuss the architectural extension of recent CPUs compared with a small	2 4.75
	(c)	accumulator-based CPU with necessary figures. Define instruction pipelining.	2
3.	(a)	Design a multiplier that can multiply two fixed-point signed binary numbers. Give	5.75
	(b)	the algorithm and flowchart for the multiplication process. Describe the data processing part of a simple floating-point arithmetic unit with diagram.	3
4.	(a)	Define overflow. How overflow detection logic is implemented.	2 2.75
	(b) (c)	Draw the overall structure of a high speed adder. Discuss the register-level view of the 74181 4-bit ALU.	4
		Section-B	
5.	(a)	What are the functions of control unit in a computer system? Discuss the possible control signal generated to implement a subtraction instruction of the form	3.75
	(b)	SUB A,B with DP unit figure. Design DMA controller: draw state transition graph, state table and also logic diagram using One-hot design method	5
6.	(a)	Define destructive read out (DRO). Give example.	2
Ü.	(b)	Define address mapping. Discuss the structure of a dynamic address danslation	4
	(c)	system. Define preemptive allocation with necessary figure.	2.7
7.	(a) (b) (c)	Distinguish between synchronous and asynchronous buses. Give example. Discuss bus interfacing using tri-state logic with necessary figure. Discuss bus arbitration using daisy chaining. Mention some problems with this	2.7: 3 3
		scheme.	
8.	(a) (b) (c)	Discuss how cache memory helps to speed up the operation of a computer system. Explain the concept of virtual memory and interleaved memory. What do you mean by addressing mode? Shortly discuss indirect addressing mode.	3 3 2.7

University of Rajshahi
Department of Computer Science and Engineering
B.Sc. (Engg.) Part-2 Even Semester Examination-2017
Course: CSE2231 (Computer Architecture and Organization)
Full Marks: 52.5 Time: 3:00 Hours

Section A

Answer any THREE questions.

	(b)	Mention some important features of second generation computers. Discuss the organizational differences between EDVAC and IAS computers with necessary diagrams.	02 04 2.75
2.		Explain some important speedup features of modern computers – in brief.	04
۷.	(a) (b)	How do you design overflow detection logic for 2's complement addition or subtraction? Design an 8-bit adder-subtractor using necessary diagram. Define Booth's algorithm. Design a combinational array multiplier using full-adder array of 4x4 bit unsigned numbers.	03
a	(c)	Define fetch and execution cycle.	1.75
(3)	(a) (b) (c)	Discuss how cache memory speeds up the operation of a computer system. Explain the concepts of interleaved memories. What do you mean by addressing mode? Discuss indirect and indexed addressing modes.	03 2.75 03
4.	(a) (b) (c)	Define the features of spatial and temporal expansion of ALU. Discuss the organization of the 2901 4 bit ALU slice. Write down some features of sequential ALU. Discuss in brief about the main internal features of a combinational ALU.	03 1.75 04
		Section B Answer any THREE questions.	
5.	(a) (b)	Explain the general condition of pipelining. Design a control unit that computes the gcd of two positive integers. Draw the hardwired inter-connectivity, state diagram, state table and also logic diagram using one hot design methodology. List the control signal needed to execute the following instruction A:=A+B.	02 05
6.		Distinguish the organizational differences between SRAM and DRAM. Discuss	
u.		the organization of Rambus DRAM interface.	03
	(b)	Define translation look-aside buffer. Discuss the two-stage address translation with segments and pages with necessary diagram.	04
	(e)	Mention some reasons for using virtual memory.	1.75
7.	(b) (c)	Draw and briefly discuss the structure of an I/O processor. Discuss the operation of a typical DMA controller with block diagram. Write the advantages and disadvantages of Programmed I/O over DMA controller with respect to program design complexity, I/O bandwidth and interface hardware cost.	2.75 3.5 2.5
8)		What is meant by bus arbitration? Shortly discuss different bus arbitration schemes. What is interrupt? Write the steps taken by a CPU during an interrupt service	04
	(c)	handling. What do you mean by CISC and RISC processors? Mention some features of RISC processors.	

Department of Computer Science and Engineering B.Sc. (Engg.) Part-2 Even Semester Examination-2016

Course: CSE2231 (Computer Architecture and Organization)

Full Marks: 52.5 Time: 3 Hours

[N.B. Answer any Six questions taking Three from each section. Figures in the margin indicate marks.]

PART-A

()	 (a) What do you mean by computer architecture and organization? (b) What are the architectural limitations of first generation computers? Which of the limitations are solved by the second generation computers? (c) Let A and B be two vectors comprising 325 numbers each that must be added in pairs to compute vector C, such that C(I):= A(I) +B(I), where I=1,2,,325. Write a program using IAS instructions that will execute the program. Given that, data A, B, and C are stored sequentially, beginning in locations 1101, 2001, and 3001 respectively. 	2 2.75 4
2.	(a) What is HDL? What are the advantages and disadvantages of HDL?(b) Give a VHDL description of a half adder.(c) Draw and explain the internal architecture of IBM 7094 Computer.	3 2.75 3
3.	(a) Draw and discuss the block-diagram of a simple accumulator based CPU.(b) Explain the concepts of Bit Sliced ALU.(c) What are the differences between Ripple carry adder and Carry-lookahead adder? Explain with diagrams.	2 3 3.75
4.	(a) Explain IEEE 754 standard floating point number format.(b) Why do we need overflow-underflow indicator? How does it work?(c) What are the advantages of Excess-three code over BCD code? What are the advantages and disadvantages of decimal code?	3 2.75 3
	PART-B	
5.		4 1.75 3
5.6.	 (a) Illustrate the Booth's multiplication algorithm. (b) Define I/O processor. (c) Discuss the operation of a DMA controller. 	1.75
	 (a) Illustrate the Booth's multiplication algorithm. (b) Define I/O processor. (c) Discuss the operation of a DMA controller. (a) Discuss the "delay element method" for designing control unit. 	1.75 3 4.25

Department of Computer Science and Engineering

B.Sc. (Engg.) Part-2 (Even Semester) Examination-2015

Course: CSE2231 (Computer Architecture and Organization)

Full Marks: 52.5 Time: 3 Hours

[N.B. Figures in the margin indicate full marks. Answer any Six questions taking Three from each section]

Part-A

<u>(1</u>	(b) (c)	Define computer architecture and computer organization. What are the shortcomings of IAS computer? A vector of 20 non-negative numbers is stored in consecutive locations beginning in location 200 with memory of IAS computer. Write a program using IAS computer instruction set to compute the address of the largest number in this array. If several locations contain the largest number then specify the smallest address.	1.5 2.5 4.75
<u> </u>	(b)	What is meant by 64-bit processor? Discuss the S/360-370 data formats and instruction formats. Draw and briefly discuss the structure of an I/O processor.	1 4.75 3
3.	(a) (b) (c) (d)	Discuss the overview of CPU behavior with flowchart. Discuss the register-level design of a typical CPU. What do you mean by normalization and bias exponents? What is tag?	2.75 3 2 1
4.	(a) (b)	Draw the block diagram of an 8-bit fixed point binary multiplier and discuss its operations. Discuss the operation of 4-bit carry look ahead adder with diagram.	5 3.75
		<u>Part-B</u>	
5.	(a) (b)	Part-B How do active control signals generate during an add operation A: = A+B? Write down an algorithm to calculate greatest common divisor (GCD) of two numbers. Draw and discuss the hardware needed to generate control signals to implement GCD procedure.	4 4.75
6	(a) (b)	How do active control signals generate during an add operation A: = A+B? Write down an algorithm to calculate greatest common divisor (GCD) of two numbers. Draw and discuss the hardware needed to generate control signals to implement GCD procedure.	4 4.75 3 2 3.75
6	(a) (b) (b) (c) (a) (b)	How do active control signals generate during an add operation A: = A+B? Write down an algorithm to calculate greatest common divisor (GCD) of two numbers. Draw and discuss the hardware needed to generate control signals to implement GCD procedure. What is cache memory? Why is it used in computer? What do you mean by cost/performance trade-offs for choosing memory devices.	3 2

University of Rajshahi Department of Computer Science & Engineering

B. Sc. (Engg.) Part-II Even Semester Examination 2014 Course: CSE-2231 (Computer Architecture and Organization)

Full Marks: 52.5 Duration: 3(Three) Hours

Answer 06(Six) questions taking any 03(Three) questions from each part

Part-A

(1)a) Define the terms latency, throughput and CPU execution time. b) Why do you need to study computer architecture? What is meant by 32-bit Processor. c) Define single and multiple bus structure with block diagram. Give comparison between two bus structures.	2 2 4.75
 2. a) What is meant by computer performance? Mention the factors influencing computer speed. b) Why do you need to study about performance? Define latency and throughput c) Suppose you have a processor which has 6ns of clock period. Each floating point instruction requires 7 clock cycles and for others it is 3 clock cycles. Calculate the total time to execute a program with 40 Billion instructions, which has 30% floating point instruction. 	3 3 2.75
 3. a) Define interrupt and its service routine. Explain the steps of interrupt service with diagram. b) Mention the functions of different program control status bits. c) Define program control instructions with examples. Classify the data manipulation instructions INC, CLR, AND, ROR. 	3.75 2 3
 4. a) What are addressing modes? Explain the various addressing modes with examples. b) The binary word W = 10001011101001 is stored in a 14 bit register. What is the decimal number represented by W if it is interpreted as an integer in each of the following codes: (i) unsigned binary, (ii) sign-magnitude and (iii) 2's complement? 	5.75 3
<u>Part-B</u>	
 5.) a) Explain the general condition of pipelining. b) Suppose you have a CPU with only 5 registers connected as input through two MUX A, B and as output through a MUX D. The CPU supports only 4 instructions (ADD, SUB, MUL, DIV). Draw the register organization of the mentioned CPU and write the codewords of the following instructions: R1←R2-R3; R2←R3/R5; R3←R1*R4. 	2.75
c) Draw the block diagram to execute the instruction A _i -B _i +C _i using pipelining. Suppose you have a processor with 3GHz clock and 4 blocks for pipelining. You have a program with 2×10 ⁶ instructions in which only 45% instructions can be executed through pipelining. Calculate speedup of pipeline.	3
b) Explain different types of handshake controlled data transfer with necessary diagram. c) Illustrate and explain the functional steps of Intel 8089 IOP.	2 3.75 3
Does CPU work with another task during DMA? Explain. b) Mention the function of virtual memory. Suppose your computer system needs 256B RAM and 256B ROM. You have only 128B memory chips. Draw the diagram to illustrate the memory connection. c) What do you mean by Level1 and Level2 cache? Consider that 560 of memory references are	2 4
available in the cache out of 1200. Calculate the cache performance.	2.75
a) Define memory access time, memory cycle time and data transfer rate.b) Explain the representation of floating point number in details.	1.75
c) How CPU performs floating point addition/subtraction? Explain with necessary diagram.	3.5 3.5

8.

Department of Computer Science and Engineering

B. Sc. (Engg.) Part-II Even Semester Examination 2013

Course: CSE 2221 (Computer Architecture and Organization)

Full Marks: 52.5

Time: 3 Hours

[Answer any six questions taking 3 from each Group]

Group A

- a) Discuss the advantages and disadvantages of storing programs and data in the same memory.
 b) Describe the basic functions performed by each of the following components of a
 - b) Describe the basic functions performed by each of the following components of a computer system: CPU, main memory, IO processor, secondary memory, operating system and compiler.
- 2. a) Draw and explain the internal architecture of IBM 7094 Computer.

 5.75
 b) Why are buffers used with computer input devices and latches are used with output

 3
 - b) Why are buffers used with computer input devices and latches are used with output devices?
- 3. A circuit C1 shown in Fig-1 accepts n-bit unsigned binary numbers A and B as input and produce G and S as output, where G is the greater and S is the smaller between A and B respectively. When A=B, we have G=S=A=B. Fig-2 shows a circuit C2 processes numbers of one binary digit. Suppose that cascading n units of circuit C2 implement a circuit C1. The inputs c and d of circuit C2 represent that A<B and A>B respectively for more significant digits than processed by the circuit. The outputse and f represent that A<B and A>B hold respectively including the digits being processed. Gi and Sirespectively represent ithbit of greater and smaller number.




Fig-3

- a) Construct a truth table for circuit C2. Note that '1' represents *true* and '0' represents false.
- b) Draw a circuit diagram of C2 by using only AND, OR and NOT gate.
- c) Draw a block diagram of circuit C1 for comparing two 4-bit binary numbers by using four C2 circuit blocks.
- d) As shown in Fig-3, four input numbers are sorted by connecting several units of circuit C1. Following Fig-3, show an example circuit for sorting three inputs.
- chedit C1. Pollowing Fig-5, show all example electic for sorting three inputs.
- 4. a) Define fetch cycle and execution cycle.
 b) Describe the formulas to perform floating point arithmetic operations.
 3.75
 - c) Draw the block diagram of a simple accumulator based CPU.

Group B

	 a) Describe the structure of a fixed point ALU. b) Is it possible to construct a 16-bit, bit sliced ALU using four 4-bit ALU slices? If it is possible, then justify your answer. 	4.75 4
6.	 a) Draw and explain the internal organization of a 256x8 RAM. b) What is a DRAM? Write down its advantages and disadvantages over SRAM. 	4.75
7.	a) Define different types of bus.b) Compare between daisy-chaining and polling method for bus arbitration.c) What is DMA controller?	3 4 1.75
8,	 a) Distinguish between CISC and RISC processor with example. b) What does pipelining in computer science mean? How could we increase the efficiency of computer instruction execution by using pipelining? Explain with necessary diagram. 	3.75 1+4

Department of Computer Science and Engineering ...

B.Sc. Engineering Part-II Semester Final Examination 2012

Course: CSE2221 (Computer Architecture and Organization)

Time: 04 Hours Full Marks: 52.5

- Tiodis	BI 13. 32.
(Answer any Six(06) questions. Choose at least three (03) questions from each par	t.)
Property of Seminar	Libeary
Dept. of Computer S	cience &
Part A Engineering	
• University of Rajs	hahi. 2
(b) Why do you need to study computer architecture? What is meant by 64-bit Processor?	2
(of Define single and multiple bus structure with block diagram. Give comparison between	43
two bus structures.	4
a (A) What is mount by	_
(a) What is meant by computer performance? Mention the factors influencing computer speed.	3
(b) Why do you need to study about performance? Define latency and throughput.	3 -3
(c) Suppose you have a processor which has 5ns of clock period. Each floating point instruction requires 10 clock cycles and for others it is 5 clock cycles. Calculate the total	$2\frac{3}{4}$
time to execute a program with 40 Billion instructions which has 20% floating point	
instruction.	
 (a) Define instruction and OpCode with examples. State the function of two registers PC and AR 	. 3
7.00	
(b) Define control signal. Differentiate between hardwired control and micro programmed controlled signals.	3
What is addressing mode? Describe the instructions	
$R1 \leftarrow M[A]+F1$; $R2 \leftarrow M[M[Adr]]-M[R3]$ with respect to addressing mode.	$2\frac{3}{4}$
with respect to addressing mode.	
(a) What do you mean by addressing mode? Discuss different types of addressing mode with	6.
ckample,	U
(b) Describe I/O instructions with example.	$-2\frac{3}{4}$
	4
Part B	
(5.) Mention the functions of different parts of CPU.	2
(b) Suppose you have a CPU with only 3 registers connected as input through two MUX A, B	3
and as output through a MUX D. The CPU supports only 4 instructions (ADD, SUB, MUL, DIV).	
Draw the register organization of the mentioned CPU and write the codewords of the instructions: $R1 \leftarrow R2+R3$; $R2 \leftarrow R3*R1$; $R3 \leftarrow R1/R2$.	
(c) Draw the block diagram to execute the instruction Attack of the instruction Attack of	1_
(c) Draw the block diagram to execute the instruction Ai*Bi+Ci using pipelining. Suppose you have a processor with 2GHz clock and 4 blocks for pipelining. You have a program with	3-
200 instructions in which only 60% instructions can be executed through pipelining. Calculate	4
speedup of pipeline.	
(6) (a) What are the basic requirements for I/O Interface? What are the different interface	3
nigaties?	J
(b) Describe synchronous and asynchronous data transfer mode.	$2\frac{3}{4}$
(c) What do you mean by Direct Memory Access (DMA)?	
(a) Show the moment biance to	3
(a) Show the memory hierarchy of a computer system (b) What are the difference between DRAM and SRAM?	3 3
(c) What do you mean by virtual memory?	
A 200 200 200 by virtual memory?	3
(8.) Define multiprocessor with its possible applications. Differentiate between RISC and CISC	
	3
(b) Explain how parallel processing can be implemented in uniprocessor.	2 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
(a) Compare SIMD and MIMD architectures with diagrams.	3
	$2\frac{3}{4}$