

CRT CONTROLLER (CRTC)

The MC6845 CRT Controller performs the interface between an MPU and a raster-scan CRT display. It is intended for use in MPU-based controllers for CRT terminals in stand-alone or cluster configurations.

The CRTC is optimized for the hardware/software balance required for maximum flexibility. All keyboard functions, reads, writes, cursor movements, and editing are under processor control. The CRTC provides video timing and refresh memory addressing.

- Useful in Monochrome or Color CRT Applications
- Applications Include "Glass-Teletype," Smart, Programmable, Intelligent CRT Terminals; Video Games; Information Displays
- Alphanumeric, Semi-Graphic, and Full-Graphic Capability
- Fully Programmable Via Processor Data Bus. Timing May Be Generated for Almost Any Alphanumeric Screen Format, e.g., 80 x 24, 72 x 64, 132 x 20
- Single +5 V Supply
- M6800 Compatible Bus Interface
- TTL-Compatible Inputs and Outputs
- Start Address Register Provides Hardware Scroll (by Page, Line, or Character)
- Programmable Cursor Register Allows Control of Cursor Format and Blink Rate
- Light Pen Register
- Refresh (Screen) Memory May be Multiplexed Between the CRTC and the MPU Thus Removing the Requirements for Line Buffers or External DMA Devices
- Programmable Interlace or Non-Interlace Scan Modes
- 14-Bit Refresh Address Allows Up to 16K of Refresh Memory for Use in Character or Semi-Graphic Displays
- 5-Bit Row Address Allows Up to 32 Scan-Line Character Blocks
- By Utilizing Both the Refresh Addresses and the Row Addresses, a 512K Address Space is Available for Use in Graphics Systems
- Refresh Addresses are Provided During Retrace, Allowing the CRTC to Provide Row Addresses to Refresh Dynamic RAMs
- Programmable Skew for Cursor and Display Enable (DE)
- Pin Compatible with the MC6835

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	vcc.	-0.3 to $+7.0$	V
Input Voltage	v _{in} •	-0.3 to +7.0	٧
Operating Temperature Range MC6845, MC68A45, MC68B45 MC6845C, MC68A45C, MC68B45C	ТА	T _L to T _H 0 to 70 - 40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Value	Rating
Thermal Resistance			
Plastic Package		100	
Cerdip Package	θ _{JA}	60	°C/W
Ceramic Package		50	

*This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS}\!\leq\!(V_{in}$ or $V_{out})\!\leq\!V_{CC}$.

MOS

(N-CHANNEL, SILICON-GATE)

CRT CONTROLLER (CRTC)



GND 1	40 UVS
RESET C 2	39 D HS
LPSTB C 3	38] RAO
MA0 [4	37 1 RA1
MA1 [5	36 T RA2
MA2 [6	35 1 RA3
МАЗ [7	34] RA4
MA4 [8	33 🗖 🖸0
м А5 [9	32 1 D1
MA6 [10	31] D2
MA7 [11	30 j D3
MA8 [12	29] D4
MA9 [13	28 1 D5
MA10 1 14	27 ji D6
MA11 [15	26 1 D7
MA12 [16	25 d CS
MA13 [17	24 1 RS
DE [18	23 T E
JRSOR I 19	22 D R/W
V _{CC} □ 20	21 D CLK




FIGURE 2 - TYPICAL CRT CONTROLLER APPLICATION

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	V
Input Low Voltage	17.	-0.3		0.8	$\frac{1}{\sqrt{1}}$
Input High Voltage	VIH	2.0	_	Vcc	
<u> </u>	1 .10	2.0		* U.U	, v ,

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

T_J=T_A+(P_D
$$\bullet\theta$$
_{JA})

(1)

Where:

TA = Ambient Temperature, °C

 $\theta_{\rm JA}$ = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT=ICC × VCC, Watts - Chip Internal Power

PPORT ■ Port Power Dissipation, Watts — User Determined

For most applications PPORT ◀ PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273^{\circ}C)$$

(2)

Solving equations 1 and 2 for K gives:

$$K = PD \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet PD^2$$

(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

MC6845+MC6845 + 1+MC68A45+MC68A45 + 1+MC68B45+MC68B45 + 1

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 Vdc ± 10%, V_{SS} = 0, T_A = 0 to 70°C unless otheriwse noted, see Figures 3-5)


Characteristic	Symbol	Min	Тур	Max	Unit	
Input High Voltage		ViH	2.0	-	٧cc	٧
Input Low Voltage		V _{IL}	-0.3	-	0.8	٧
Input Leakage Current		lin	1	0.1	2.5	μΑ
Three-State (V _{CC} = 5.25 V) (V _{in} = 0.4 to 2.4 V)		ITSI	- 10	_	10	μА
Output High Voltage (I _{Load} = -205 µA) (I _{Load} = -100 µA)	D0-D7 Other Outputs	∨он	2.4 2.4	3.0 3.0	-	٧
Output Low Voltage (ILoad = 1.6 mA)		VOL	_	0.3	0.4	٧
Internal Power Dissipation (Measured at TA = 0°C)		PINT	_	600	750	mŴ
Input Capacitance	D0-D7 All Others	C _{in}	-	-	12.5 10	pF
Output Capacitance	All Outputs	Cout	-		10	рF

BUS TIMING CHARACTERISTICS (See Notes 1 and 2) (Reference Figures 3 and 4)

14			MC6				8A45		8B45	
ident.	Characteristic	Characteristic Symbol [MC68/				Uni	
Number			Min	Max	Min	Max	Min	Max		
1	Cycle Time	t _{cyc}	1.0	10	0.67	10	0.5	10	μS	
2	Pulse Width, E Low	PWEL	430	9500	280	9500	210	9500	ns	
3	Pulse Width, E High	PWEH	450	9500	280	9500	220	9500	ns	
4	Clock Rise and Fall Time	t _r , tf	T -	25	-	25	_	20	ns	
9	Address Hold Time (RS)	†AH	10	Γ-	10	_	10	_	ns	
13	RS Setup Time Before E	tAS	80	-	60	-	40	_	ns	
14	R/W and CS Setup Time Before E	tcs	80	_	60	_	40		ns	
15	R/W and CS Hold Time	t _C H	10	· –	10		10		ns	
18	Read Data Hold Time	tDHR	20	50*	20	50°	20	50°	ns	
21	Write Data Hold Time	WHQ [†]	10	-	10	-	10		ns	
30	Peripheral Output Data Delay Time	†DDR	-	290	_	180	0	150	ns	
31	Peripheral Input Data Setup Time	tpsw	165	-	80	-	60	1 -	ns	

^{*}The data bus output buffers are no longer sourcing or sinking current by tDHR max (high impedance).

FIGURE 3 - MC6845 BUS TIMING



- Voltage levels shown are V_L≤0.4 V, V_H≥2.4 V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.

FIGURE 4 - BUS TIMING TEST LOAD





FIGURE 5 - CRTC TIMING CHART



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts unless otherwise noted.

MC6845+MC6845 + 1+MC68A45+MC68A45 + 1+MC68B45+MC68B45 + 1

FIGURE 6 — CRTC-CLK, MAO-MA13, AND LPSTB TIMING

CLK

PWCH

tcr

tcr

tcr

tLPD1

When the CRTC detects the rising edge of LPSTB in this period, the CRTC sets the Refresh Memory Address 'M+2' into the LIGHT PEN REGISTER.

 t_{LPD1} , t_{LPD2} : Period of uncertainty for the Refresh Memory Address.

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

CRTC TIMING CHARACTERISTICS (Reference Figures 5 and 6)

Characteristic	Symbol	Min	Max	Unit
Minimum Clock Pulse Width, Low	PWCL	160	-	ns
Minimum Clock Pulse Width, High	PWCH	200	-	ns
Clock Frequency	fc		2.5	MHz
Rise and Fall Time for Clock Input	t _{cr} , t _{cf}	-	20	ns
Memory Address Delay Time	tMAD	_	160	ns
Raster Address Delay Time	tRAD	-	160	ns
Display Timing Delay Time	tDTD	-	300	ns
Horizontal Sync Delay Time	tHSD	-	300	ns
Vertical Sync Delay Time	tvsp	_	300	ns
Cursor Display Timing Delay Time	tCDD	-	300	ns
Light Pen Strobe Minimum Pulse Width	PWLPH	100	-	ns
Light Pen Strobe Disable Time	tLPD1	-	120	ns
	tLPD2	_	0	ns

NOTE: The light pen strobe must fall to low level before VS pulse rises.

MC6845•MC6845 * 1•MC68A45•MC68A45 * 1•MC68B45•MC68B45 * 1

CRTC INTERFACE SYSTEM DESCRIPTION

The CRT controller generates the signals necessary to interface a digital system to a raster scan CRT display. In this type of display, an electron beam starts in the upper left hand corner, moves quickly across the screen and returns. This action is called a horizontal scan. After each horizontal scan the beam is incrementally moved down in the vertical direction until it has reached the bottom. At this point one frame has been displayed, as the beam has made many horizontal scans and one vertical scan.

Two types of raster scanning are used in CRTs, interlace and non-interlace, shown in Figures 7 and 8. Non-interlace scanning consists of one field per frame. The scan lines in Figure 7 are shown as solid lines and the retrace patterns are indicated by the dotted lines. Increasing the number of frames per second will decrease the flicker. Ordinarily, either a 50 or 60 frame per second refresh rate is used to minimize beating between the CRT and the power line frequency. This prevents the displayed data from weaving.

Interlace scanning is used in broadcast TV and on data monitors where high density or high resolution data must be displayed. Two fields, or vertical scans are made down the screen for each single picture or frame. The first field (even field) starts in the upper left hand corner; the second (odd field) in the upper center. Both fields overlap as shown in Figure 8, thus interlacing the two fields into a single frame.

In order to display the characters on the CRT screen the frames must be continually repeated. The data to be displayed is stored in the refresh (screen) memory by the MPU controlling the data processing system. The data is usually written in ASCII code, so it cannot be directly displayed as characters. A character generator ROM is typically used to convert the ASCII codes into the "dot" pattern for every character.

The most common method of generating characters is to create a matrix of dots "x" dots (columns) wide and "y" dots (rows) high. Each character is created by selectively filling in the dots. As "x" and "y" get larger a more detailed character may be created. Two common dot matrices are 5×7 and 7×9 . Many variations of these standards will allow Chinese, Japanese, or Arabic letters instead of English. Since characters require some space between them, a character block larger than the character is typically used, as shown in Figure 9. The figure also shows the corresponding timing and levels for a video signal that would generate the characters.

Referring to Figure 2, the CRT controller generates the refresh addresses (MA0-MA13), row addresses (RA0-RA4),

and the video timing (vertical sync — VS, horizontal sync — HS, and display enable — DE). Other functions include an internal cursor register which generates a cursor output when its contents compare to the current refresh address. A light pen strobe input signal allows capture of the refresh address in an internal light pen register.

All timing in the CRTC is derived from the CLK input. In alphanumeric terminals, this signal is the character rate. The video rate or "dot" clock is externally divided by high-speed logic (TTL) to generate the CLK input. In alphanumeric terminals, this signal is the character rate. The video rate or "dot" clock is externally divided by high-speed logic (TTL) to generate the CLK signal. The high-speed logic must also generate the timing and control signals necessary for the shift register, latch, and MUX control.

The processor communicates with the CRTC through an 8-bit data bus by reading or writing into the 19 registers.

The refresh memory address is multiplexed between the processor and the CRTC. Data appears on a secondary bus separate from the processor's bus. The secondary data bus concept in no way precludes using the refresh RAM for other purposes. It looks like any other RAM to the processor. A number of approaches are possible for solving contentions for the refresh memory:

- Processor always gets priority. (Generally, "hash" occurs as MPU and CRTC clocks are not synchronized.)
- Processor gets priority access anytime, but can be synchronized by an interrupt to perform accesses only during horizontal and vertical retrace times.
- Synchronize the processor with memory wait cycles (states).
- 4. Synchronize the processor to the character rate as shown in Figure 10. The M6800 processor family works very well in this configuration as constant cycle lengths are present. This method provides no overhead for the processor as there is never a contention for a memory access. All accesses are transparent.

The present version of the CRTC is being upgraded to improve functionality. This data sheet contains the information describing both the MC6845 (present CRTC) and the MC6845 \$\prescript{\present}\$ 1 (upgraded CRTC). Complete compatibility between both versions is maintained by programming all register bits, which are undefined/unused, in the MC6845 with zero's.




FIGURE 7 - RASTER SCAN SYSTEM (NON-INTERLACE)

4

FIGURE 8 - RASTER SCAN SYSTEM (INTERLACE)




FIGURE 9 - CHARACTER DISPLAY ON THE SCREEN AND VIDEO SIGNAL





FIGURE 10 — TRANSPARENT REFRESH MEMORY CONFIGURATION TIMING USING M6800 FAMILY MPU





Where: m, n are integers; to is character period

TABLE 1 - CRTC OPERATING MODE

RESET	LPSTB	Operating Mode		
0	0 0 Res			
0	1	Test Mode		
1	0	Normal Mode		
1	1	Normal Mode		

The test mode configures the memory addresses as two independent 7-bit counters to minimize test time.

PIN DESCRIPTION

PROCESSOR INTERFACE

The CRTC interfaces to a processor bus on the bidirectional data bus (D0-D7) using \overline{CS} , RS, E, and R/ \overline{W} for control signals.

Data Bus (D0-D7) — The bidirectional data lines (D0-D7) allow data transfers between the internal CRTC register file and the processor. Data bus output drivers are high-impedance state until the processor performs a CRTC read operation.

Enable (E) — The Enable signal is a high-impedance TTL/MOS compatible input which enables the data bus input/output buffers and clocks data to and from the CRTC. This signal is usually derived from the processor clock. The high-to-low transition is the active edge.

Chip Select (CS) — The CS line is a high-impedance TTL/MOS compatible input which selects the CRTC, when low, to read or write to the internal register file. This signal should only be active when there is a valid stable address being decoded from the processor.

Register Select (RS) — The RS line is a high-impedance TTL/MOS compatible input which selects either the address register (RS = "0") or one of the data register (RS = "1") or the internal register file.

Read/Write (R/W) — The R/ \overline{W} line is a high-impedance TTL/MOS compatible input which determines whether the internal register file gets written or read. A write is defined as a low level.

CRT CONTROL

The CRTC provides horizontal sync (HS), vertical sync (VS), and display enable (DE) signals.

NOTE

Care should be exercised when interfacing to CRT monitors, as many monitors claiming to be "TTL compatible" have transistor input circuits which require the CRTC or TTL devices buffering signals from the CRTC/video circuits to exceed the maximum-rated drive currents.

Vertical Sync (VS) and Horizontal Sync (HS) — These TTL-compatible outputs are active high signals which drive the monitor directly or are fed to the video processing circuitry to generate a composite video signal. The VS signal determines the vertical position of the displayed text while the HS signal determines the horizontal position of the displayed text.

Display Enable (DE) — This TTL-compatible output is an active high signal which indicates the CRTC is providing addressing in the active display area.

REFRESH MEMORY/CHARACTER GENERATOR ADDRESSING

The CRTC provides memory addresses (MA0-MA13) to scan the refresh RAM. Row addresses (RA0-RA4) are also provided for use with character generator ROMs. In a graphics system, both the memory addresses and the row addresses would be used to scan the refresh RAM. Both the memory addresses and the row addresses continue to run during vertical retrace thus allowing the CRTC to provide the refresh addresses required to refresh dynamic RAMs.

Refresh Memory Addresses (MA0-MA13) — These 14 outputs are used to refresh the CRT screen with pages of data located within a 16K block of refresh memory. These outputs are capable of driving one standard TTL load and 30 pF.

Row Addresses (RA0-RA4) — These five outputs from the internal row address counter are used to address the character generator ROM. These outputs are capable of driving one standard TTL load and 30 pF.

OTHER PINS

Cursor — This TTL-compatible output indicates a valid cursor address to external video processing logic. It is an active high signal.

Clock (CLK) — The CLK is a TTL/MOS-compatible input used to synchronize all CRT functions except for the processor interface. An external dot counter is used to derive this signal which is usually the character rate in an alphanumeric CRT. The active transition is high-to-low.

MC6845•MC6845 ★ 1•MC68A45•MC68A45 ★ 1•MC68B45•MC68B45 ★ 1

Light Pen Strobe (LPSTB) — A low-to-high transition on this high-impedance TTL/MOS-compatible input latches the current Refresh Address in the light pen register. The latching of the refresh address is internally synchronized to the character clock (CLK).

 \mbox{VCC},\mbox{VSS} — These inputs supply +5 Vdc $\pm5\%$ to the CRTC.

RESET - The RESET input is used to reset the CRTC. A low level on the RESET input forces the CRTC into the following state:

- (a) All counters in the CRTC are cleared and the device stops the display operation.
- (b) All the outputs are driven low.

(c) The control registers of the CRTC are not affected and remain unchanged.

Functionality of RESET differs from that of other M6800 parts in the following functions:

- (a) The RESET input and the LPSTB input are encoded as shown in Table 1.
- (b) After RESET has gone low and (LPSTB = "0"), MAO-MA13 and RA0-RA4 will be driven low on the falling edge of CLK. RESET must remain low for at least one cycle of the character clock (CLK).
- (c) The CRTC resumes the display operation immediately after the release of RESET. DE is not active until after the first VS pulse occurs.

CRTC DESCRIPTION (Figure 11 CRTC Block Diagram)

The CRTC consists of programmable horizontal and vertical timing generators, programmable linear address register, programmable cursor logic, light pen capture register, and control circuitry for interface to a processor hus

All CRTC timing is derived from CLK, usually the output of an external dot rate counter. Coincidence (CO) circuits continuously compare counter contents to the contents of the programmable register file, R0-R17. For horizontal timing generation, comparisons result in: 1) horizontal sync pulse (HS) of a frequency, position, and width determined by the registers; 2) horizontal display signal of a frequency, position, and duration determined by the registers.

The horizontal counter produces H clock which drives the scan line counter and vertical control. The contents of the Raster Counter are continuously compared to the maximum scan line address register. A coincidence resets the raster counter and clocks the vertical counter.

Comparisons of vertical counter contents and vertical registers result in: 1) vertical sync pulse (VS) of a frequency, width and position determined by the registers; 2) vertical display of a frequency and position determined by the registers.

The vertical control logic has other functions.

- Generate row selects, RA0-RA4, from the raster count for the corresponding interlace or non-interlace modes.
- Extend the number of scan lines in the vertical total by the amount programmed in the vertical total adjust register.

The linear address generator is driven by CLK and locates the relative positions of characters in memory with their positions on the screen. Fourteen lines, MAO-MA13, are available for addressing up to four pages of 4K characters, 8 pages of 2K characters, etc. Using the start address register, hardware scrolling through 16K characters is possible. The linear address generator repeates the same sequence of addresses for each scan line of a character row.

The cursor logic determines the cursor location, size, and blink rate on the screen. All are programmable.

The light pen strobe going high causes the current contents of the address counter to be latched in the light pen register. The contents of the light pen register are subsequently read by the processor.

Internal CRTC registers are programmed by the processor through the data bus, D0-D7, and the control signals $-R/\overline{W}$, \overline{CS} , RS, and E.

REGISTER FILE DESCRIPTIONS

The nineteen registers of the CRTC may be accessed through the data bus. Only two memory locations are required as one location is used as a pointer to address one of the remaining eighteen registers. These eighteen registers control horizontal timing, vertical timing, interlace operation, row address operation, and define the cursor, cursor address, start address, and light pen register. The register addresses and sizes are shown in Table 2.

ADDRESS REGISTER

The address register is a 5-bit write-only register used as an ''indirect''or ''pointer'' register. It contains the address of one of the other eighteen registers. When both RS and $\overline{\text{CS}}$ are low, the address register is selected. When $\overline{\text{CS}}$ is low and RS is high, the register pointed to by the address register is selected.

TIMING REGISTERS R0-R9

Figure 12 shows the visible display area of a typical CRT monitor giving the point of reference for horizontal registers as the left most displayed character position. Horizontal registers are programmed in character clock time units with respect to the reference as shown in Figure 13. The point of reference for the vertical registers is the top character position displayed. Vertical registers are programmed in scan line times with respect to the reference as shown in Figure 14.

Horizontal Total Register (R0) — This 8-bit write-only register determines the horizontal sync (HS) frequency by defining the HS period in character times. It is the total of the displayed characters plus the non-displayed character times (retrace) minus one.

V_{CC} GND R/W CS RS E RESET DO-D7 * * * * Address Register and Decoder Horizontal CTR (+256) CLKforizontal Total Reg. H Display → DF Horizontal Displaye Reg Horizontal HS-Sync Width CTR (+16) Position Reg Ų CLK Horizontal Sync Width Register Character Row CTR (+ 128) Vertical Total Re-Vertical Total R5 Adjust Register Vertical Control ertical Displayed Reg. Vertical Sync Position Reg R8 Reg со Address Reg Cursor Start Reg. Cursor → CURSOR Control Cursor End Reg Hend-Address Generator со Light Pen Reg Sync LPSTB RAO-RA4 MA0-MA13

FIGURE 11 — CRTC BLOCK DIAGRAM

MC6845+MC6845 + 1+MC68A45+MC68A45 + 1+MC68B45+MC68B45 + 1


TABLE 2 — CRTC INTERNAL REGISTER ASSIGNMENT (Features of the MC6845-1 have 1 subscript)

=			Address Register		Address R		Address		Register	Daniston File	Program	Read	Write			N	umbei	of B	its		
CS	RS	4	3	2	"1	0	*	Register File	Unit	Nead	AALIG	7	6	5	4	3	2	-	0		
1	х	X	Х	X	Х	X	X	_	_	-	-	/		/		/		Λ	\square		
0	0	х	Х	Х	Х	×	AR	Address Register	_	No	Yes	/									
0	1	0	0	0	0	0	RO	Horizontal Total	Char.	No	Yes								لسا		
0	1	0	0	0	0	1	R1	Horizontal Displayed	Char.	No	Yes										
0	1	0	0	0	1	0	R2	H. Sync Position	Char.	No	Yes										
0	1	0	0	0	1	1	R3	Sync Width	-	No	Yes	٧1	٧1	٧1	V ₁	н	н	Н	н		
0	1	0	0	1	0	0	R4	Vertical Total	Char. Row	No	Yes				<u> </u>						
0	1	0	0	1	0	1	R5	V. Total Adjust	Scan Line	No	Yes										
0	1	0	0	1	1	0	R6	Vertical Displayed	Char. Row	No	Yes							[
0	1	0	0	1	1	1	R7	V. Sync Position	Char. Row	No	Yes										
0	1	0	1	0	0	0	R8	Interlace Mode and Skew	Note 1	No	Yes	C ₁	C ₁	D ₁	D ₁			1			
0	1	0	1	0	0	1	R9	Max Scan Line Address	Scan Line	No	Yes							L	Ĺ		
0	1	0	1	0	1	0	R10	Cursor Start	Scan Line	No	Yes		В	Р			()	lote	2)		
0	1	0	1	0	1	1	R11	Cursor End	Scan Line	No	Yes							L	<u> </u>		
0	1	0	1	1	0	0	R12	Start Address (H)	_	Yes	Yes	0	0					L			
0	1	0	1	1	0	1	R13	Start Address (L)	_	Yes	Yes		Ī								
0	1	0	1	1	1	0	R14	Cursor (H)	_	Yes	Yes	0	0								
0	1	0	1	1	1	1	R15	Cursor (L)	-	Yes	Yes										
0	1	1	0	0	0	0	R16	Light Pen (H)	-	Yes	No	0	0			L					
0	1	1	0	0	0	1	R17	Light Pen (L)	_	Yes	No										

NOTES:

- 1. The skew control is shown in Table 3 and interlace is shown in Table 4.
- 2. Bit 5 of the Cursor Start Raster Register is used for blink period control, and Bit 6 is used to select blink or non-blink.

FIGURE 12 - ILLUSTRATION OF THE CRT SCREEN FORMAT



Note 1: Timing values are described in Table 8.

MC6845•MC6845 ★ 1•MC68A45•MC68A45 ★ 1•MC68B45•MC68B45 ★ 1

Horizontal Displayed Register (R1) — This 8-bit write-only register determines the number of displayed characters per line. Any 8-bit number may be programmed as long as the contents of R0 are greater than the contents of R1.

Horizontal Sync Position Register (R2) — This 8-bit write-only register controls the HS position. The horizontal sync position defines the horizontal sync delay (Front Porch) and the horizontal scan delay (Back Porch). When the programmed value of this register is increased, the display on the CRT screen is shifted to the left. When the programmed value is decreased the display is shifted to the right. Any 8-bit number may be programmed as long as the sum of the contents of R1, R2, and R3 are less than the contents of R0.

Sync Width Register (R3) — This 8-bit write-only register determines the width of the vertical sync (VS) pulse and the horizontal sync (HS) pulse for the MC6845 ★1 CRTC. The vertical sync pulse width is fixed at 16 scan-line times for the MC6845 and the upper four bits of this register are treated as "don't cares."

The MC6845 ★ 1 allows control of the VS pulse width for 1-to-16 scan-line times. Programming the upper four bits for 1-to-15 will select pulse widths from 1-to-15 scan-line times. Programming the upper four bits as zeros will select a VS pulse width of 16 scan-line times, allowing compatibility with the MC6845.

For both the MC6845 and the MC6845 \$\darkingeq 1\$, the HS pulse width may be programmed from 1-to-15 character clock periods thus allowing compatibility with the HS pulse width specifications of many different monitors. If zero is written into this register then no HS is provided.

Horizontal Timing Summary (Figure 13) — The difference between R0 and R1 is the horizontal blanking interval. This interval in the horizontal scan period allows the beam to return (retrace) to the left side of the screen. The retrace time is determined by the monitor's horizontal scan components. Retrace time is less than the horizontal blanking interval. A good rule of thumb is to make the horizontal blanking about 20% of the total horizontal scanning period for a CRT. In inexpensive TV receivers, the beam overscans the display screen so that aging of parts does not result in underscanning. Because of this, the retrace time should be about ½ the horizontal scanning period. The horizontal sync delay, HS pulse width, and horizontal scan delay are typically programmed with a 1:2:2 ratio.

Vertical Total Register (R4) and Vertical Total Adjust Register (R5) — The frequency of VS is determined by both R4 and R5. The calculated number of character line times is usually an integer plus a fraction to get exactly a 50 or 60 Hz vertical refresh rate. The integer number of character line times minus one is programmed in the 7-bit write-only vertical total register (R4). The fraction of character line times is programmed in the 5-bit write-only vertical total adjust register (R5) as a number of scan-line times.

Vertical Displayed Register (R6) — This 7-bit write-only register specifies the number of displayed character rows on the CRT screen, and is programmed in character row times. Any number smaller than the contents of R4 may be programmed into R6.

Vertical Sync Position (R7) — This 7-bit write-only register controls the position of vertical sync with respect to the reference. It is programmed in character row times. The

value programmed in the register is one less than the number of computed character-line times. When the programmed value of this register is increased, the display position of the CRT screen is shifted up. When the programmed value decreased the display position is shifted down. Any number equal to or less than the vertical total (R4) may be used.

Interlace Mode and Skew Register (R8) — The MC6845 only allows control of the interlace modes as programmed by the low order two bits of this write-only register. The MC6845-1 controls the interlace modes and allows a programmable delay of zero-to-two character clock times for the DE (display enable) and cursor outputs. Table 3 describes operation of the cursor and DE skew bits. Cursor skew is controlled by bits 6 and 7 of R8 while DE skew is controlled by bits 4 and 5. Table 4 shows the interlace modes available to the user. These modes are selected using the two low order bits of this 6-bit write-only register.

In the normal sync mode (non-interlace) only one field is available as shown in Figures 7 and 15a. Each scan line is refreshed at the VS frequency (e.g., 50 or 60 Hz).

Two interlace modes are available as shown in Figures 8, 15b, and 15c. The frame time is divided between even and odd alternating fields. The horizontal and vertical timing relationship (VS delayed by ½ scan line time) results in the displacement of scan lines in the odd field with respect to the even field.

In the interlace sync mode the same information is painted in both fields as shown in Figure 15b. This is a useful mode for filling in a character to enhance readability.

In the interlace sync and video mode, shown in Figure 15c, alternating lines of the character are displayed in the even field and the odd field. This effectively doubles the given handwidth of the CRT monitor.

Care must be taken when using either interlace mode to avoid an apparent flicker effect. This flicker effect is due to the doubling of the refresh time for all scan lines since each field is displayed alternately and may be minimized with proper monitor design (e.g., longer persistence phosphors).

In addition, there are restrictions on the programming of the CRTC registers for interlace operation:

1. For the MC6845:

- The horizontal total register value, R0, must be odd (i.e., an even number of character times).
- For interlace sync and video mode only, the maximum scan-line address, R9, must be odd (i.e., an even number of scan lines).
- c. For interlace sync and video mode only, the vertical displayed register (R6) must be even. The programmed number Nvd, must be ½ the actual number required. The even numbered scan lines are displayed in the even field and the odd numbered scan lines are displayed in the odd field.
- d. For interlace sync and video mode only, the cursor start register (R10) and cursor end register (R11) must both be even or both odd depending on which field the cursor is to be displayed in.


2. For the MC6845 ☆ 1:

- The horizontal total register value, R0, must be odd (i.e., an even number of character times).
- b. For the interlace sync and video mode only, the vertical displayed register (R6) must be even. The programmed number, Nvd, must be ½ the actual number required.

TABLE 3 - CURSOR AND DE SKEW CONTROL

Value	Skew
00	No Character Skew
10	One Character Skew
0	Two Character Skew
=	Not Available


FIGURE 13 — CRTC HORIZONTAL TIMING



"Timing is shown for first displayed scan row only. See Chart in Figure 16 for other rows. The initial MA is determined by the contents of Start Address Register, R12/R13. Timing is shown for R12/R13 = 0.

Note 1: Timing values are described in Table 8.

FIGURE 14 - CRTC VERTICAL TIMING



Nht must be an odd number for both interlace modes.
 Inital MA is determined by R12/R13 (Start Address Register), which is zero in this timing example.

***Ns must be an odd number for Interlace Sync and Video Mode.

NOTES:

1. Refer to Figure 8 - The Odd Field is offset ½ horizontal scan time.

$MC6845 \circ MC6845 \star 1 \circ MC68A45 \circ MC68A45 \star 1 \circ MC68B45 \circ MC68B45 \star 1$

TABLE 4 - INTERLACE MODE REGISTER


Bit 1	Bit 0	Mode				
0	0	NI S MI (N				
1	0	Normal Sync Mode (Non-Interlace)				
0	1	Interlace Sync Mode				
1	1	Interlace Sync and Video Mode				

TABLE 5 - CURSOR START REGISTER

Bit 6	Bit 5	Cursor Display Mode
0	0	Non-Blink
0	1	Cursor Non-Display
1	0	Blink, 1/16 Field Rate
1	1	Blink, 1/32 Field Rate

Example of Cursor Display Mode

FIGURE 15 - INTERLACE CONTROL



Maximum Scan Line Address Register (R9) — This 5-bit write-only register determines the number of scan lines per character row including the spacing; thus, controlling operation of the row address counter. The programmed value is a maximum address and is one less than the number of scan lines.

CURSOR CONTROL

Cursor Start Register (R10) and Cursor End Reigster (R11) — These registers allow a cursor of up to 32 scan lines in height to be placed on any scan line of the character block as shown in Figure 16. R10 is a 7-bit write-only register used to define the start scan line and the cursor blink rate. Bits 5 and 6 of the cursor start address register control the cursor operation as shown in Table 5. Non-display, display, and two blink modes (16 times or 32 times the field period) are available. R11 is a 5-bit write-only register which defines the last scan line of the cursor.

When an external blink feature on characters is required, it may be necessary to perform cursor blink externally so that both blink rates are synchronized. Note that an invert/noninvert cursor is easily implemented by programming the CRTC for a blinking cursor and externally inverting the video signal with an exclusive-OR gate.

Cursor Register (R14-H, R15-L). — This 14-bit read/write register pair is programmed to position the cursor anywhere in the refresh RAM area; thus, allowing hardware paging and scrolling through memory without loss of the original cursor position. It consists of an 8-bit low order (MA0-MA7) register and a 6-bit high order (MA8-MA13) register.

OTHER REGISTERS

Start Address Register (R12-H, R13-L) — This 14-bit write-only register pair controls the first address output by

the CRTC after vertical blanking. It consists of an 8-bit low order (MA0-MA7) register and a 6-bit high order (MA8-MA13) register. The start address register determines which portion of the refresh RAM is displayed on the CRT screen. Hardware scrolling by character, line, or page may be accomplished by modifying the contents of this register.

Light Pen Register (R16-H, R17-L) — This 14-bit read-only register pair captures the refresh address output by the CRTC on the positive edge of a pulse input to the LPSTB pin. It consists of an 8-bit low order (MA0-MA7) register and a 6-bit high order (MA8-MA13) register. Since the light pen pulse is asynchronous with respect to refresh address timing an internal synchronizer is designed into the CRTC. Due to delays (Figure 3) in this circuit, the value of R16 and R17 will need to be corrected in software. Figure 17 shows an interrupt driven approach although a polling routine could be used.

CRTC INITIALIZATION

Registers R0-R15 must be initialized after the system is powered up. The processor will normally load the CRTC register file from a firmware table. The worksheet of Table 6 is extremely useful in computing proper register values for the CRTC. Table 7 shows the worksheet filled out for an 80 × 24 configuration using a 7 × 9 character generator and Figure 18 shows an M6800 program which could be used to program the CRT controller. The programmed values allow use of either an MC6845 or MC6845 ★1 CRTC.

The CRTC registers will have an initial value at power up. When using a direct drive monitor (sans horizontal oscillator) these initial values may result in out-of-tolerance operation. CRTC programming should be done immediately after power up especially in this type of system.





FIGURE 17 - INTERFACING OF LIGHT PEN



MC6845•MC6845 * 1•MC68A45•MC68A45 * 1•MC68B45•MC68B45 * 1

FIGURE 18 - MC6900 PROGRAM FOR CRTC INITIALIZATION

PAGE 001 CRTC	INIT.SA:	0 MC68	45 / MC	06845 - 1 CF	RC initialization program
00001				MC6845	
00002					-1 CRTC initialization program
00003 00004		*****	OPT	G,S,LLE=0	35 print FCB's, FDB's & XREF table
00004				addresses	
00005		*	III CRIC	addresses	5
	9000 A	CRICAD	EOH	\$9000	Address Posistor
00007		CRICAD			Address Register Data Register
00009	7001 11				*******
00010		* Initi	alizati	ion progra	me
00011		*		20 F20.920	
00012A 0000			ORG	0	a place to start
00013A 0000 5F			CLRB		clear counter
00014A 0001 CE	1020 A		LDX	#CRTTAB	table pointer
00015A 0004 F7	9000 A	CRTC1	STAB	CRICAD	load address register
00016A 0007 A6	00 A		LDAA	0,X	get register value from table
00017A 0009 B7	9001 A		STAA	CRTCRG	program register
00018A 000C 08			INX		increment counters
00019A 000D 5C			INCB		
00020A 000E Cl			CMPB	\$10	finished?
00021A 0010 26	F2 0004		BNE	CRTC1	no: take branch
00022A 0012 3F			SWI		yes: call monitor
00023					******
00024			registe	er initia	lization table
00025		*		*****	
00026A 1020	· .		ORG	\$1020	start of table
00027A 1020		CRITAB	FCB	\$65,\$50	RO, Rl - H total & H displayed
A 1021	50 A			456 400	
00028A 1022	56 A		FCB	\$56,\$09	R2, R3 + HS pos. & HS width
A 1023	09 A	~	500	610 00 -	n4 ng
00029A 1024	18 A	_	FCB	\$18,\$0A	R4, R5 - V total & V total adj.
A 1025 00030A 1026	0A A	-	FCB	\$18,\$18	R6, R7 - V displayed \$ VS pos.
			rCb	210,210	Ro, R/ - Valisplayed 5 vs pos.
A 1027 00031A 1028	18 A	_	FCB	\$00,\$0B	R8, R9 - Interlace & Max scan line
A 1029	0B A	-	rCb	300 , 30B	NO, NO - Interface a Max Scall line
00032A 102A	00 A		FCB	\$00,\$0B	R10,R11 - Cursor start & end
A 102B	00 A	-	LCD	400,400	NEO NET - CUESOL SCALE & ENG
00033A 102C	0080		FDB	\$0080	Rl2,Rl3 - Start Address
00033A 102E	0080 7	-	FDB	\$0080	R14,R15 - Cursor Address
00034A 102H	5000 F	•	END	¥0000	14 (143) Cutaor nucreas
			3.10		

CRTC1 0004 CRTCAD 9000 CRTCRG 9001 CRTTAB 1020

TOTAL ERRORS 00000--00000

TABLE 6 - CRTC FORMAT WORKSHEET

CRTC Registers	Decimal Hex	R0 Horizontal Total (Line 15-1)	R1 Horizontal Displayed (Line 1)	R2 Horizontal Sync Position (Line 1+ Line 12)	R3 Horizontal Sync Width (Line 13)	R4 Vertical Total (Line 9-1)	R5 Vertical Adjust (Line 9 Lines)	R6 Vertical Displayed (Line 2)	R7 Vertical Sync Position (Line 2+ Line 10)	R8 Interlace (00 Normal, 01 interlace,	03 Interlace, and Video)	R9 Max Scan Line Add (Line 4b-1)	R10 Cursor Start	R11 Cursor End	R12, R13 Start Address (H and L)	R14, R15 Cursor (H and L)			
Display Formet Worksheet	1. Displayed Characters per Row Char.	2. Displayed Character Rows per Screen Rows	3. Character Matrix a. Columns Columns	b. Rows Rows	4. Character Block a Columns Columns	b. Rows	5. Frame Refresh Rate Hz	6. Horizontal Oscillator Frequency Hz	7. Active Scan Lines (Line 2 × Line 4b)	8. Total Scan Lines (Line 6+ Line 5)	9. Total Rows Per Screen (Line 8+ Line 4b) Rows and Lines	10. Vertical Sync Delay (Char. Rows)	11. Vertical Sync Width (Scan Lines (16)) 16 Lines	12. Horizontal Sync Delay (Character Times) Char. Times	13. Horizontal Sync Width (Character Times) Char. Times R1.	14. Horizontal Scan Delay (Character Times) Char. Times R1.	15. Total Character Times (Line 1+12+13+14) Char. Times	16. Character Rate (Line 6 x 15)	17. Dot Clock Rate (Line 4a x 16)

TABLE 7 - WORKSHEET FOR 80×24 FORMAT

	Hex	8	20	98	6	18	0.4	18	18	0	(2	0	an S	8 8	8 8	8 8	8
	Decimal	101	88	88	6	24	10	24	24		;	=	0	- 5	97	900	971	
CRTC Registers		R0 Horizontal Total (Line 15 minus 1)	R1 Horizontal Displayed (Line 1)	R2 Horizontal Sync Position (Line 1+ Line 12)	R3 Horizontal Sync Width (Line 13)	R4 Vertical Total (Line 9 minus 1)	R5 Vertical Adjust (Line 9 Lines)	R6 Vertical Displayed (Line 2)	R7 Vertical Sync Position (Line 2+ Line 10)	R8 Interlace (00 Normal, 01 Interlace,	U3 Interface, and Video)	R9 Max Scan Line Add (Line 4b minus 1)	R10 Cursor Start	R11 Cursor End	R12, R13 Start Address (H and L)		A14, A15 Cursor (H and L)	
sheet	80 Char.	24 Rows	9 Bosse	9 Columns	11 Rows	60 Hz	18,600 Hz	264 Lines	310 Lines	28 Rows and 2 Lines	Rows	16 Lines	}	9 Char. Times	7 Char. Times	102 Char. Times	1.8972 M MHz	17.075 M MHz
Display Format Worksheet	 Displayed Characters per Row 	ter Ro	o. Character Matrix a. Columns b. Bows	4. Character Block a. Columns	b. Rows	Frame Refresh Rate	Horizontal Oscillator Frequency	Active Scan Lines (Line 2×Line 4b)	Total Scan Lines (Line 6 + Line 5)	9. Total Rows Per Screen (Line 8+Line 4b)	 Vertical Sync Delay (Char Rows) 	11. Vertical Sync Width (Scan Lines (16)	Horizontal Sync Delay (Character Times)	Horizontal Sync Width (Character Times)	14. Horizontal Scan Delay (Character Times)	15. Total Character Times (Line 1+12+13+14)	 Character Rate (Line 6 times 15) 	17. Dot Clock Rate (Line 4a times 16)
	-	6, 6	oi.	4		ιςi	ý	7.	œί	ത്	10.	Ë	12	13.	4	5.	16.	17.

OPERATION OF THE CRTC

TIMING CHART OF THE CRT INTERFACE SIGNALS

Timing charts of CRT interface signals are illustrated in this section with the aid of programmed example of the CRTC. When values listed in Table 8 are programmed into CRTC control registers, the device provides the outputs as shown in the timing diagrams (Figures 13, 14, 19, and 20). The screen format of this exmaple is shown in Figure 12 which illustrates the relation between refresh memory address (MA0-MA13), raster address (RA0-RA4), and the position on the screen. In this example, the start address is assumed to be "O".

ADDITIONAL CRTC APPLICATIONS

The foremost system function which may be performed by the CRTC controller is the refreshing of dynamic RAM. This

is quite simple as the refresh addresses continually run.


Note that the LPSTB input may be used to support additional system functions other than a light pen. A digital-to-analog converter (DAC) and comparator could be configured to use the refresh addresses as a reference to a DAC composed of a resistive adder network connected to a comparator. The output of the comparator would generate the LPSTB input signifying a match between the refresh address analog level and the unknown voltage.

The light pen strobe input could also be used as a character strobe to allow the CRTC refresh addresses to decode a keyboard matrix. Debouncing would need to be done in software.

Both the VS and HS outputs may be used as a real-time clock. Once programmed, the CRTC will provide a stable reference frequency.

TABLE 8 - VALUES PROGRAMMED INTO CRTC REGISTERS

Reg. #	Register Name	Value	Programmed Value				
R0	H. Total	N _{ht} +1	N _{ht}				
R1	H. Displayed	N _{hd}	N _{hd}				
R2	H. Sync Position	N _{hsp}	N _{hsp}				
R3	H. Sync Width	N _{hsw}	N _{hsw}				
R4	V. Total	$N_{vt} + 1$	N _{vt}				
R5	V. Scan Line Adjust	N _{adj}	Nadj				
R6	V. Displayed	N _{vd}	N _{vd}				
R7	V. Sync Position	N _{vsp}	N _{vsp}				
R8	Interlace Mode						
R9	Max. Scan Line Address	N _{sl}	N _{sl}				
R10	Cursor Start	1	Ì				
R11	Cursor End	3					
R12	Start Address (H)	0	1				
R13	Start Address (L)	0					
R14	Cursor (H)	0					
R15	Cursor (L)	2	1				
R16	Light Pen (H)		1				
R17	Light Pen (L)	<u> </u>	<u></u>				



*Timing is shown for non-interlace and interlace sync modes.

Example shown has cursor programmed as:

Cursor Register = Nhd + 2

Cursor Start = 1

Cursor End = 3

**Cursor End = 3

**The initial MA is determined by the contents of Start Address Register, R12/R13 Timing is shown for R12/R13 = 0.

Note 1: Timing values are described in Table 8.

4

Nvd - 1)×Nhd+Nht Nvd - 1) ×Nhd+Nh (Nv + 1)Nhd + Nht Nvt + 11Nhd + Nht Nvd + Nhd + Nht Vvt × Nhd + Nht Not x Nhd + Nht Nvd × Nha + Nht 2Nhd + Nht Nhd + Nht Nhd + Nht Nhd + Nht Horizontal Retrace (Non-Display) FIGURE 20 — REFRESH MEMORY ADDRESSING (MAD-MA13) STAGE CHART Nvd + 1) × Nhd $(N_{vt} + 2) \times N_{hd}$ $(N_{vt} + 2) \times N_{hd}$ $(N_{vt} + 1) \times N_{hd}$ (Nvt + 1) × Nhd (Ny + 1) × Nhd PYN X PYN Nvd × Nhd 2XN_{hd} 2XN_{hd} 3XN_{hd} 3XN_{hd} (N_{vd} + 1) × N_{hd} - 1 $(N_{vt} + 2) \times N_{hd} - 1$ 1-N/1+1) × (N+1-1) Nvt + 1) × Nhd - 1 Nvt + 2) × Nhd - 1 - NA + 1) × Nhd -Nvd × Nhd - 1 Nvd × Nhd + 3XNhd - 1 2XNhd-1 3XNhd-1 2XNhd - 1 Nhd-1 Nhd-1 Horizontal Display (Nvd-1) × Nhd+1 (N_{v1} + 1) × N_{hd} + 1 $(N_{vt} + 1) \times N_d + 1$ + NA - 1) × Nhd + N_{vd} × N_{hd} + 1 Nvd × Nhd + 1 Nvt × Nhd + 2XNhd+1 Nhd+1 Nhd+1 2XNhd + N_{v1} + 1) × N_{hd} Nvd-1)×Nhd $(N_{vt} + 1) \times N_{hd}$ Nvd - 1) × Nhd Nvd×Nhd Nvt × Nhd Not×Nhd Character 2XN_hd Z Z. Scan Line ž o Z_S моя Ž V Nvd - 1 Character


NOTE 1: The initial MA is determined by the contents of start address register, R12/R13. Timing is shown for R12/R13=0. Only Non-Interlace and Interlace Sync Modes are shown.

Vertical Display

Vertical Retrace (Non-Display)

MC6845•MC6845 * 1•MC68A45•MC68A45 * 1•MC68B45•MC68B45 * 1

ORDERING INFORMATION



Level 1 "S" = 10 Temp Cycles — (– 25 to 150°C); Hi Temp testing at T_A max. Level 2 "D" = 168 Hour Burn-in at 125°C Level 3 "DS" = Combination of Level 1 and 2.