

# PSET 4

1.1a) The longest path through the <sup>8 bit</sup> combinational multiplier is the latency.

$$1 \text{ AND} + 20 \text{ FA} = 1 \times 2 + 20 \times 3 = 62 \text{ ns}$$

$$\text{Latency} = \sqrt{62 \text{ ns}}$$

$$\text{Throughput} = \frac{1}{\text{Latency}} = \frac{1}{\sqrt{62}}$$

1.1b) Explanation:

Each wire connecting  $b_n$  going to ANDw/  $a_n$  and  $b_n$  going to and w/  $a_{n+1}$  should have 1 reg.

Each wire connecting an row  $x$  and an row  $x+1$  should have 2 registers.

The wires after AND and after FA blocks should have 1 register.

The output  $S_n$  should have 1 register equal to  $15-n$ .

except  $S_{15}$  has 1 register.

1.1c) Clock =  $\max(T_{PD \text{ AND}}, T_{PD \text{ FA}})$


$$+ T_{PD \text{ Reg}} + T_{setup \text{ Reg}}$$

$$= 3 + 3 + 6 = 12 \text{ ns}$$

$$\text{Latency} = \text{Clock} \times 22 = 264 \text{ ns}$$

$$\text{Throughput} = \frac{1}{\text{Clock}} = \frac{1}{12 \text{ ns}}$$


★ Not shown is how an change to late ans. Only  $a_0$  is change






# Parallel Multipliers

1.2 a)




1.2 b)



out1, ready1 from Mult1  
out2, ready2 from Mult2

Note: In case where both are ready, (should never happen if multipliers are offset correctly), this join will flash ready and output 2

1.2 c)



$$\text{Latency} = 10 \text{ clk} = 10 \times 62 = 620$$

$$\text{Throughput} = \frac{2}{10 \text{ clk}} = \frac{1}{5 \text{ clk}}$$

$$= \frac{1}{5 \times 62} = .003$$

This implementation assumes that arb mpt must be held for mult1 and mult2

1.2 d) Transistors in FA: 28

Transistors in AND: 4

Transistors in 8-bit Multiplier:  $64 \text{ AND} + 56 \text{ FA} = 64 \times 4 + 56 \times 28 = 1824$

Transistors in Dreg:  $2 \text{ Dlatch} = 2 \times 2 \times 1 \text{ Mux} = 4 \times \# \text{bits}$

Transistors in 2:1 Mux:  $2 \times \# \text{bits}$

Transistors in 4:1 Mux:  $3 \times 2 \times 1 \text{ Mux} = 6 \times \# \text{bits}$

Transistors in Pipelined 1.1 Multiplier: 8-bit Multiplier  $\left[ \frac{Dreg \times}{(64+56) - 16} \right] \times 1 + 3 \times 7 \times 72 + \left( \sum_{n=1}^{15} n \right) + 1$   
Roughly  $= 1824 + (281) 4 = 1824 + 1124 = 3308$

Transistors in 1.2 Parallel Multiplier:  $2 \text{ Multipliers} + 4 \text{ Dreg} + 3 \times \text{Dreg} \times 16 + 2 \times 1 \text{ Mux} \times 16 + 2 \times 1 \text{ Mux} \times 3 + 2 \text{ Inv} + 4 \times 1 \text{ Mux} + 2 \times 1 \text{ Mux} \times 16$   
 $= 2(1824) + 4(4) + 3(4)(16) + (2)(16) + 2(3) + 2(2) + 3 \times 2 + 2 \times 16 = 3936$

Thus, 1.1 wins in terms of area and throughput, 1.2 wins in terms of latency.