數位電路設計 (Digital Circuit Design)

Lab2:組合電路之 HDL 模組撰寫與測試

(Writing and Testing the HDL Modules of Combinational Circuits)

1. 目標 (Goal)

在這次 Lab 中,我們希望同學們可以熟悉組合電路的設計原理,以 gate-level modeling、dataflow modeling、behavioral modeling 等不同方式撰寫其 HDL 電路模組,並撰寫測試模組。我們以減法器及編碼器為設計實例,分別模擬後,繳交模組檔案與波形圖。

The main purpose of this Lab Unit is to be familiar with the design of Combinational Circuits. Please write their HDL circuit modules by gate-level modeling, dataflow modeling, and behavioral modeling, and write the testbench for these circuit modules. We take binary subtractor and priority encoder for practice. After simulation, upload the files of the modules and the waveforms of the simulation results.

2. 撰寫 HDL 電路模組與測試模組 (Design of the HDL Circuit Modules and Testbench)

- A. 二元減法器之設計 (Design of Binary Subtractor)
 - (a) 半減器(Half Subtractor): 設計一個具有延遲的半減器(half subtractor, HS),有兩個輸入變數及兩個輸出變數。輸入變數為被減數x與減數y;輸出變數為差值D與借位輸出B。

Design a half subtractor (HS) with propagation delay which has 2 input variables and 2 output variables. The input variables are the minuend (被減數) x and the subtrahend (減數) y, and the output variables produce the difference D and the borrow-out B

i. 請以 gate-level modeling 方式撰寫其 HDL 電路模組,其中 AND 與 OR 邏輯閘之延遲設為 2 個單位時間, XOR 與 XNOR 邏輯閘之延遲設為 4 個單位時間, NOT 邏輯 閘之延遲則 忽略之。模組名稱與 port list 請訂為 Lab2_half_sub_gatelevel(input x, y, output B, D),檔案則命名為 Lab2_half_sub_gatelevel.v。

Please write the Verilog circuit module in **gate-level modeling**. Assume that the propagation delay of AND and OR gates is 2 time units, the propagation delay of XOR and XNOR gates is 4 time units, and the propagation delay of NOT gates is ignored. The circuit module and port list should be named as Lab2_half_sub_gatelevel(input x, y, output B, D), and its file should be named as Lab2 half sub_gatelevel.v.

ii. 請撰寫一測試模組來完整測試此半減器電路模組;請將此測試模組命名為

t Lab2 half sub, 檔案則命名為t Lab2 half sub.v

Please write a testbench to test the half-subtractor circuit module thoroughly. The testbench module should be named as t_Lab2_half_sub, and its file should be named as t_Lab2_half_sub.y.

(b) 全滅器(Full Subtractor): 設計一個全滅器(full subtractor, FS), 有三個輸入變數及兩個輸出變數。輸入變數為被減數x、減數y、及借位輸入z;輸出變數為差值D與借位輸出B。

Design a full subtractor (FS) which has 3 input variables and 2 output variables. The input variables are the minuend (被滅數) x, the subtrahend (減數) y, and the borrow-in z, and the output variables produce the difference D and the borrow-out B.

- i. 請利用(a)中的 gate-level 半減器來建構全減器。電路中 AND 與 OR 邏輯閘之延遲設為 2 個單位時間,XOR 與 XNOR 邏輯閘之延遲設為 4 個單位時間,NOT 邏輯閘之延遲則忽略之。請撰寫出全減器之 HDL 電路模組,模組名稱與 port list 請訂為 Lab2_full_sub(input x, y, z, output B, D),檔案則命名為 Lab2_full_sub.v。 Please use the gate-level half-subtractor designed in (a) to construct the full-subtractor. Assume that the propagation delay of AND and OR gates is 2 time units, the propagation delay of XOR and XNOR gates is 4 time units, and the propagation delay of NOT gates is ignored. Please write the HDL circuit module of the full-subtractor. The circuit module and port list should be named as Lab2_full_sub(input x, y, z, output B, D), and its file should be named as Lab2 full sub.v.
- ii. 請撰寫一測試模組來**完整測試**此全減器電路模組;請將此測試模組命名為 t_Lab2_full_sub,檔案則命名為 t_Lab2_full_sub.v。 Please write a testbench to test the full-subtractor circuit module thoroughly. The

testbench module should be named as t_Lab2_full_sub, and its file should be named as t_Lab2_full_sub.v.

(c) 四位元漣波借位減法器(4-bit Ripple Borrow Subtractor, RBS): 設計一個四位元漣波借位減法器,以產生兩個四位元二進位數字相減之結果。其輸入變數為四位元二進位被數X、四位元二進位減數Y、及借位輸入Bin,輸出變數為四位元二進位差值Diff 與借位輸出Bout。

Design a 4-bit binary subtractor which may produce the arithmetic difference of two 4-bit binary numbers. The input variables are the 4-bit binary minuend (被減數) X, the 4-bit subtrahend (減數) Y, and the borrow-in Bin, and the output variables produce the 4-bit difference Diff and the borrow-out Bout.

i. 利用(b)中之全減器來建構此 4-bit Ripple Borrow Subtractor (RBS)。請撰寫出此 RBS 之 HDL 電路模組,模組名稱與 port list 請訂為 Lab2_4_bit_RBS (input [3:0] X, Y, input Bin, output Bout, output [3:0] Diff),檔案命名為 Lab2_4_bit_RBS.v。

Please use the full subtractor designed in **(b)** to construct the 4-bit Ripple Borrow Subtractor (RBS). Please write the HDL circuit module of the RBS. The circuit module and port list should be named as Lab2_4_bit_RBS (input [3:0] X, Y, input Bin, output Bout, output [3:0] Diff), and its file should be named as Lab2 4 bit RBS.v.

ii. 請撰寫此 RBS 之測試模組,至少以下述八組測資測試之。請將此測試模組命名為 t_Lab2_4_bit_sub,檔案則命名為 t Lab2 4 bit sub.v。

Please write the testbench of the RBS in which at least eight test data showed in the following figure should be included. The testbench module should be named as t_Lab2_4_bit_sub, and its file should be named as t_Lab2_4_bit_sub.v.

Х	Υ	Bin
1111	1111	1
0001	1101	0
0101	0101	0
1100	0011	1
1000	0111	0
0000	1111	1
0110	0001	0
1100	1000	1

(d) 四位元前看借位減法器(4-bit Borrow Lookahead Subtractor, BLS): 設計一個四位元前看借位減法器,以產生兩個四位元二進位數字相減之結果。其輸入變數為四位元二進位被減數 X、四位元二進位減數 Y、及借位輸入 Bin,輸出變數為四位元二進位差值 Diff 與借位輸出 Bout。(Hint: 作法請參考課堂練習題說明。)

Design a **4-bit Borrow Lookahead Subtractor**, which may produce the arithmetic difference of two 4-bit binary numbers. The input variables are the 4-bit binary minuend (被減數) X, the 4-bit subtrahend (減數) Y, and the borrow-in Bin, and the output variables produce the 4-bit difference Diff and the borrow-out Bout (Hint: Refer to the description in the class exercise.)

i. 請以 gate-level modeling 方式撰寫此 BLS 之 HDL 電路模組。AND 與 OR 邏輯 閘之延遲設為 2 個單位時間, XOR 與 XNOR 邏輯閘之延遲設為 4 個單位時間, NOT 邏輯 閘之延遲則 忽略之。模組名稱與 port list 請訂為 Lab2_4_bit_BLS_gatelevel (input [3:0] X, Y, input Bin, output Bout, output [3:0] Diff), 檔案則命名為 Lab2_4_bit_BLS_gatelevel.v。

Please write the HDL circuit module of the BLS in **gate-level modeling**. Assume that the propagation delay of AND and OR gates is 2 time units, the propagation delay of XOR and XNOR gates is 4 time units, and the propagation delay of NOT gates is ignored. The circuit module and port list should be named as Lab2_4_bit_BLS_gatelevel (input [3:0] X, Y, input Bin, output Bout, output [3:0] Diff), and its file should be named as Lab2_4 bit_BLS_gatelevel.v

ii. 請以 dataflow modeling (assign)方式撰寫此 BLS 之 HDL 電路模組。無需考慮電路延遲。模組名稱與 port list 請訂為 Lab2_4_bit_BLS_dataflow (input [3:0] X, Y, input Bin, output Bout, output [3:0] Diff) , 檔 案 則 命 名 為 Lab2_4_bit_BLS_dataflow.v。

Please write the HDL circuit module of the BLS in **dataflow modeling** (**assign**) without considering the propagation delay. The circuit module and port list should be named as Lab2_4_bit_BLS_dataflow (input [3:0] X, Y, input Bin, output Bout, output [3:0] Diff), and its file should be named as Lab2_4_bit_BLS_dataflow.v

iii. 請以 behavioral modeling (always)方式撰寫此 BLS 之 HDL 電路模組。無需考慮電路延遲。模組名稱與 port list 請訂為 Lab2_4_bit_BLS_behavioral (input [3:0] X, Y, input Bin, output Bout, output [3:0] Diff), 檔案則命名為Lab2 4 bit BLS behavioral.v。

Please write the HDL circuit module of the BLS in **behavioral modeling** (**always**) without considering the propagation delay. The circuit module and port list should be named as Lab2_4_bit_BLS_behavioral (input [3:0] X, Y, input Bin, output Bout, output [3:0] Diff), and its file should be named as Lab2_4_bit_BLS_behavioral.v

iv. 請以 2A(c) ii 所撰寫之測試模組(t_Lab2_4_bit_sub)測試此 BLS 之三個不同的電路模組。

Simulate the three different circuit modules of this 4-bit BLS by the same testbench of 2A(c) ii (t Lab2 4 bit sub).

B. 優先編碼器之設計 (Design of Priority Encoder)

設計具有效輸出訊號之五輸入優先編碼器(5-input priority encoder with valid-output indicator):

設計一個五輸入優先編碼器,有五個資料輸入、三個資料輸出、及一個有效輸出。 資料輸入變數為五位元的D,資料輸出變數為三位元的A,有效輸出為一位元的V。 其中輸入D0的優先序最高、輸入D4的優先序最低。此優先編碼器之真值表如下表 所示:

Design a 5-input priority encoder which has five data inputs, three data outputs, and one valid output. The data inputs are a 5-bit variable D, the data outputs are a 3-bit variable A, and the valid output is a 1-bit variable V. Input $D\theta$ has the highest priority and input D4 has the lowest priority. The truth table of this priority encoder is given below:

Inputs				Outputs				
D[0]	D[1]	D[2]	D[3]	D[4]	A[2]	A[1]	A[0]	V
0	0	0	0	0	X	X	X	0
1	X	X	X	X	0	0	0	1
0	1	X	X	X	0	0	1	1
0	0	1	X	X	0	1	0	1
0	0	0	1	X	0	1	1	1
0	0	0	0	1	1	0	0	1

i. 請以 gate-level modeling 方式撰寫其 Verilog 電路模組,模組名稱與 port list 請 訂為 Lab2 encoder 5bit gate level (input [0:4] D, output [2:0] A, output V),檔案

則命名為 Lab2 encoder 5bit gate level.v。

Please write the Verilog circuit module in **gate-level modeling**. The circuit module and port list should be named as Lab2_encoder_5bit_gate_level (input [0:4] D, output [2:0] A, output V), and its file should be named as Lab2_encoder_5bit_gate_level.v.

ii. 請以 dataflow modeling 方式撰寫其 Verilog 電路模組,模組名稱與 port list 請訂為 Lab2_encoder_5bit_dataflow (input [0:4] D, output [2:0] A, output V),檔案則命名為 Lab2_encoder_5bit_dataflow.v。

Please write the Verilog circuit module in **dataflow modeling**. The circuit module and port list should be named as Lab2_encoder_5bit_dataflow (input [0:4] D, output [2:0] A), and its file should be named as Lab2_encoder_5bit_dataflow.v.

iii. 請以 behavior modeling 方式撰寫其 Verilog 電路模組,模組名稱與 port list 請訂為 Lab2_encoder_5bit_behavior (input [0:4] D, output [2:0] A, output V),檔案則命名為 Lab2_encoder_5bit_behavior.v。

Please write the Verilog circuit module in **behavior modeling**. The circuit module and port list should be named as Lab2_encoder_5bit_behavior (input [0:4] D, output [2:0] A, output V), and its file should be named as Lab2_encoder_5bit_behavior.v.

iv. 請撰寫一至少包含下述八組測資之測試模組來檢查上述三個以不同方式撰寫之優先編碼器電路模組。請將此測試模組命名為 t_Lab2_encoder_5bit, 檔案則命名為 t_Lab2_encoder_5bit.v

Please write a testbench including at least eight test data shown in the following figure to check the priority encoder circuit modules which are described in three different ways above. The testbench module should be named as t_Lab2_encoder_5bit, and its file should be named as t_Lab2_encoder_5bit.v.

-					
	D[0]	D[1]	D[2]	D[3]	D[4]
	0	0	0	0	0
	0	0	0	0	1
	0	0	0	1	1
	0	0	1	1	0
	0	1	0	0	1
	0	1	1	0	1
	1	0	1	1	0
	1	1	0	1	0

C. 注意事項:(Notes)

- 請用 Icarus Verilog 作為編譯器,以 vvp 執行,並以 GTKWave 觀察波形圖。 Please compile your Verilog code by Icarus Verilog, execute the compiled code by vvp, and then observe the waveform by GTKWave.
- 請務必依照上述各項目之規定命名模組及檔案。
 Be sure to name the modules and files as described above.
- 禁止抄襲,違者(抄襲者與被抄襲者)以 0 分計算。 Any assignment work by fraud will get a zero point.
- 助教會使用不同的測試模組來驗證同學的電路模組正確性。 After you hand in your code, TA will use similar TestBench modules with different test data to verify the correctness of your design of the Verilog circuit modules.

3. 作業及 HDL 模組繳交(Hand in)

A. 作業報告繳交:word 檔,命名為 Lab2_學號_姓名

包含下列項目:配分含隱藏測資之測試及 Demo 狀況

- (1) 詳述半減器之電路設計流程,包括:真值表、布林代數式、邏輯電路圖。附上 2A(a)ii(半減器)之模擬結果波形圖,並說明波形圖是否正確及所需之延遲時間。 (10%)
- (2) 詳述如何以半減器建構全減器,畫出電路方塊圖。附上 2A(b)ii (全減器) 之模擬 結果波形圖,並說明波形圖是否正確及所需之延遲時間。(10%)
- (3) 詳述如何以全減器建構四位元漣波借位減法器,畫出電路方塊圖。附上 2A(c)ii (4-bit RBS) 之模擬結果波形圖,並說明波形圖是否正確及所需之延遲時間。 (10%)
- (4) 詳述四位元前看借位減法器之電路設計流程,如:列出相關布林代數式(如:Pi、Gi、Bi、Di等)。附上 2A(d)iv (4-bit BLS) 之模擬結果波形圖,說明三個不同電路模組之波型圖是否正確,以及 gate-level modeling 電路模組所需的延遲時間。 (30%)
- (5) 詳述五輸入優先編碼器之電路設計,推導出各輸出變數的最簡 sum-of-products 布林代數式,並畫出電路方塊圖。附上 2B. iv (五輸入優先編碼器) 之模擬結果,並說明是否正確。(30%)
- (6) 心得與感想、及遭遇到的問題或困難 (10%)

Hand in a word file, named Lab2_StudentID_Name, including the following items: (Scores include answering problems in demo and the testing of extra data.)

- (1) Describe the design process of the half subtractor, including the truth table, the derived Boolean expressions, and the logic diagram. Attach the waveforms of the simulation results for the module of the half subtractor tested in 2A(a)ii, describe the propagation delay of the circuit, and determine whether the waveforms are correct or not. (10%)
- (2) Describe how do you construct the full subtractor by using half subtractors as basic blocks and draw the block diagram of the circuit. Attach the waveform of the simulation results for the module of the full subtractor tested in 2A(b)ii, describe the propagation delay of the circuit, and explain whether the waveforms are correct or not. (10%)
- (3) Describe how do you construct the 4-bit ripple-borrow subtractor by using full subtractors as basic blocks and draw the block diagram of the circuit. Attach the waveform of the simulation results for the module of the 4-bit RBS tested in 2A(c)ii, describe the propagation delay of the circuit, and explain whether the waveforms are correct or not. (10%)
- (4) Describe the design process of the 4-bit borrow lookahead subtractor (BLS), for examples, deriving the Boolean expressions of P_i, G_i, B_{i+1}, and D_i. Attach the waveforms of the simulation results for the three different modules of the 4-bit BLS tested in 2A(d)iv, describe the propagation delay of the module written in gate-level modeling, and explain whether the waveforms of the three modules are correct or not. (30%)
- (5) Describe the design process of the 5-input priority encoder in 2B. Derive the simplified Boolean function in sum-of-products form for each output, and draw the

- block diagram of the circuit. Attach the simulation results of the 5-input priority encoder tested in 2B. iv, and explain whether it is correct or not. (30%)
- (6) Describe what you have learned from this lab unit and discuss the problems or difficulties encountered in this lab. (10%)

B. Verilog modules 檔案繳交:13 files

```
Hand in the following Verilog modules: 13 files
```

```
Lab2_half_sub_gatelevel.v \ t_Lab2_half_sub.v \
Lab2_full_sub.v \ t_Lab2_full_sub.v \
Lab2_4_bit_RBS.v \
Lab2_4_bit_BLS_gatelevel.v \ Lab2_4_bit_BLS_dataflow.v \
Lab2_4_bit_BLS_behavioral.v \ t_Lab2_4_bit_sub.v \
Lab2_encoder_5bit_gate_level.v \ Lab2_encoder_5bit_dataflow.v \
Lab2_encoder_5bit_behavior.v \ t_Lab2_encoder_5bit_v
```

4. DEADLINE

- 本實驗單元為一人一組, 作業請上傳至 E3 平台。
 This lab unit is one student per group. Please upload your Lab Report (word file) and the corresponding HDL code (.v files) onto e-Campus platform.
- 請將上述作業報告及 Verilog 電路模組與測試模組檔案(.v)全部壓縮成一個 zip 檔(禁止上傳其他檔案格式),並以「Lab2_學號_姓名」的方式命名,如:「Lab2_0816000_王大明」。

Please compress the word file of lab report and the Verilog circuit modules and testbench described above all into one **zip** file (other format is not accepted), and name the zip file as "Lab2_StudentID_Name", for example, "Lab2_0816000_Kent Chang".

- 作業繳交截止日期為 2021/5/10 (一) 23:55, 不接受逾期繳交。
 The deadline for handing in lab report and Verilog files is May 10 (Monday) 23:55. No late hand-in is allowed.
- Demo 時間暫定為 5/12 (三) 1:00pm~9:00pm、5/13 (四) 6:30pm~9:30pm, 之後會再發公告通知大家上網填寫 Demo 時間表。未繳交作業者,將無法參加 Demo;雖有繳交作業但未 Demo 者,亦不予計分。

The demo time is arranged at 2021/5/12 (Wednesday) 1:00PM~9:00PM and 2021/5/13 (Thursday) 6:30PM~9:30PM tentatively, and we will send an announcement to inform you to fill the Demo schedule online. Those who have not hand-in their lab reports and Verilog files will not be able to demo their work, and those who have not demo their lab units will get zero score.

● 程式碼請勿抄襲別人或讓別人抄襲,經查證後此次 lab 總分一律以 0 分計算。 Any assignment work by fraud will get a zero point