FIR Core Design Project Metrics

Jens Daci

M.S. in Electrical Engineering Columbia University jd3693@columbia.edu

Mateusz Ardito-Proulx

M.S. in Electrical Engineering Columbia University mma2256@columbia.edu

Project Metrics

- Input: Randomly generated 10k 16-bit real-valued numbers
- **Throughput:** Prime-Time report with design compiler generated sdf annotation
- Maximum Clock Frequency: Prime-Time report with design compiler generated. sdf annotation
- Power Analysis: Prime-Time report
- Energy Efficiency: Prime-Time report with the design compiler generated .sdf and QuestaSim generated .vcd annotations
- Area: Design Compiler generated report
- Accuracy: RMSE against MATLAB results in 32-bit floating point numbers. Inputs are 16-bit and generated by the random function of MATLAB.

Area

An area analysis was conducted to show that the area metrics are matched. The total cell area is the physical space occupied by the core and would estimate how big the chip would need to be in order to be manufactured. The report from Figure 9 is listed below:

Combinational Area = $18,730.08 \text{ mm}^2$ Buffer and Inverter Area = $3,631.68 \text{ mm}^2$ Noncombinational Area = $2,190.24 \text{ mm}^2$

By combining all these values, the total cell area would be:

 $Total\ Cell\ Area = 20,920.32\ mm^2$

Area




Fig 9. Area Report from the Design Compiler

Timing

A timing analysis was conducted to show that the timing metrics were matched. In it, we display the critical path delay and the minimum path delay. Based on Figure 12 and Figure 13 the delays are as follows:

 $Minimum\ Path\ Delay=0.2090\ ns$ $Critical\ Path\ Delay=9.4361\ ns$

Timing

(Minimum Path Delay)




Fig 12. Shortest Path Delay

Timing

(Critical Path Delay)




Fig 13. Critical Path Delay

Clock Frequencies

The clock frequency is what determines how fast our circuit operates and is an important parameter when considering the FIR core. We use this frequency to calculate the throughput of our design. The throughput calculation is handled in the next section. Based on the testbench, the half clock period is the following:

$$T_{half} = 5 ns$$

As a result, the clock period can be calculated as:

$$T = 2 \times T_{half} = 10 \, ns$$

We can calculate the frequency of our clock by using the following equation and by plugging in our period:

frequency =
$$\frac{1}{T} = \frac{1}{10 \text{ ns}} = \frac{1}{10 \times 10^{-9}} = 100 \text{ MHz}$$

The maximum frequency is calculated as follows:

$$F_{max} = \frac{1}{T_{min}} = \frac{1}{critical\ path\ delay +\ t_{su} +\ t_{cq}}$$

$$= \frac{1}{9.4361\ ns} = 105.98\ MHz$$

Throughput

A throughput analysis was conducted to show that the throughput metrics were matched. Based on the maximum clock frequency from Part C, the throughput can be calculated using the formula below:

Throughput = $F_{max} \times 16 \ bits = 1.696 \ Gbits/s$

Accuracy

An accuracy analysis was conducted to show that the accuracy metrics were matched. An equation is given in the project parameters for how we can calculate the accuracy. The Normalized Root Mean Squared Error (NRMSE) equation is as follows:

$$NRMSE = \frac{RMSE}{y_{max} - y_{min}}$$

Where the equation for RMSE is as follows:

$$\frac{\sum_{i=0}^{n}(y_i - y_i^*)}{n}$$

Where y_i is your full precision MATLAB result and y_i^* is the quantized result from your RTL simulation. Since our outputs were unable to show in our waveform, we are not able to calculate the accuracy. However, we expect a very high accuracy compared to the golden outputs produced by the MATLAB.

Power

The Total Power is the combination of the Net Switching Power, Cell Internal Power and Cell Leakage Power. The blackbox power is also included in the calculations. The values for these metrics are as follows:

Net Switching Power =
$$3.938 \times 10^{-5} W$$

Cell Internal Power = $1.936 \times 10^{-4} W$
Cell Leakage Power = $2.179 \times 10^{-8} W$

By combining all of these values, shown also in Figure 14, the Total Power is the following:

$$Total\ Power = 2.330 \times 10^{-4} = 0.233 \times 10^{-3}$$

 $Total\ Power = 0.233\ mW$

Power

(Time Based Power)



Fig 14. Time Based Power Report

Power

(Hierarchical Time Based Power)




Fig 15. Hierarchical Time-Based Power Report

Energy Efficiency

An energy efficiency analysis was conducted to show that the energy efficiency metrics were matched. The calculation for the energy can be seen in the formula below:

Energy = Power Consumed × Critical Path Delay
=
$$0.233 \times 10^{-3} \times 9.4361 \times 10^{-9}$$

Energy = 2.199 pJ/S