



unpopulated on original riser;  
IC is guessed




Original riser is mapped to an undocume  
AD17:  
PISA INT A-> PCI C  
PISA INT B-> PCI A  
PISA INT C-> PCI D  
PISA INT D-> PCI B

Backplane Slot	PESA INT A	PESA INT B	PESA INT C
Slot 1 (PESA)	Slot 2	Slot 3	Slot 4

e.g. INT B signal of PCI-Slot 3 (IDSEL A021) has to be routed to signal INT D of the PISA board



```
Original riser is mapped to an undocumented slot:
AD17:
PISA INT A-> PCI C
PISA INT B-> PCI A
PISA INT C-> PCI D
PISA INT D-> PCI B
```



The table below shows the implementation of the necessary IDSEL routings on the CPU board and the

RFI slot is mapped to target device #6

PCI slot is mapped to target device #6