SCLS425F - JUNE 1998 - REVISED FEBRUARY 2002


- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Contain Six Flip-Flops With Single-Rail Outputs
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description


The 'AHC174 devices are positive-edge-triggered D-type flip-flops with a direct clear ( $\overline{\text{CLR}}$ ) input and are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

#### SN54AHC174 . . . J OR W PACKAGE SN74AHC174 . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



# SN54AHC174 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### ORDERING INFORMATION

TA	PACKA	GE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74AHC174N	SN74AHC174N	
	SOIC - D	Tube	SN74AHC174D	AHC174	
	3010 - 0	Tape and reel	SN74AHC174DR	Anona	
–40°C to 85°C	SOP – NS	Tube	SN74AHC174NSR	AHC174	
	SSOP – DB	Tape and reel	SN74AHC174DBR	HA174	
	TSSOP – PW	Tape and reel	SN74AHC174PWR	HA174	
	TVSOP – DGV	Tape and reel	SN74AHC174DGVR	HA174	
	CDIP – J	Tube	SNJ54AHC174J	SNJ54AHC174J	
–55°C to 125°C	CFP – W	Tube	SNJ54AHC174W	SNJ54AHC174W	
	LCCC – FK	Tube	SNJ54AHC174FK	SNJ54AHC174FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# FUNCTION TABLE (each flip-flop)

	INPUTS		ОИТРИТ
CLR	CLK	D	Q
L	Х	Х	L
Н	$\uparrow$	Н	Н
Н	$\uparrow$	L	L
Н	L	Χ	$Q_0$

#### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1)		$-0.5$ V to 7 V
Output voltage range, VO (see Note 1)		
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CO</sub>	c)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	- 	±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	: D package	73°C/W
	DB package	82°C/W
	DGV package	120°C/W
	N package	67°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



### recommended operating conditions (see Note 3)

			SN54A	HC174	SN74A	HC174	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 2 V		0.5		0.5	
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0 <	5.5	0	5.5	V
٧o	Output voltage		0	Vcc	0	VCC	V
		V <sub>CC</sub> = 2 V	70	-50		-50	μΑ
IОН	High-level output current	$V_{CC} = 3.3 V \pm 0.3 V$	PAC	-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$	7	-8		-8	ША
		V <sub>CC</sub> = 2 V		50		50	μΑ
loL	Low-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	ША
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V
Δι/Δν	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	115/ V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEGT COMPITIONS	.,	T,	λ = 25°C	;	SN54A	HC174	SN74AI	HC174	
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
Voн		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48	3	2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8	N.	3.8		
		2 V			0.1	4	0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1	0	0.1		0.1	
$v_{OL}$		4.5 V			0.1	20	0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36	<sup>2</sup> AC	0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
lį	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			± 0.1		± 1*		± 1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		1.7	10				10	pF

 $<sup>^{\</sup>star}$  On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

SCLS425F – JUNE 1998 – REVISED FEBRUARY 2002

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

			T <sub>A</sub> = 2	25°C	SN54A	HC174	SN74A	HC174	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
	Pulse duration	CLR low	5		5		5		no
t <sub>W</sub>	ruise duration	CLK high or low			5	100	5		ns
	Setup time before CLK↑	Data	5		6	7/1	6		20
t <sub>su</sub>	Setup time before CLK	CLR inactive	3		3		3		ns
th	Hold time, data after CLK↑		0		0		0		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

			T <sub>A</sub> = 2	25°C	SN54A	HC174	SN74A	HC174	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Γ.	Pulse duration	CLR low	5		5		5		20
t <sub>W</sub>	ruise duration	CLK high or low			5	704	5		ns
Γ.	Setup time before CLK↑	Data	4.5		4.5	111/	4.5		20
t <sub>su</sub>	Setup time before CLK	CLR inactive	2.5		2.5		2.5		ns
t <sub>h</sub>	Hold time, data after CLK↑		0.5		0.5		0.5		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	<sub>Δ</sub> = 25°C	;	SN54A	HC174	SN74A	HC174	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
4			C <sub>L</sub> = 15 pF	95*	170*		80*		80		MHz
fmax			C <sub>L</sub> = 50 pF	55	130		50	3	50		IVITIZ
<sup>t</sup> PHL	CLR	Any Q	C <sub>L</sub> = 15 pF		4.5*	11.4*	1*	13.5*	1	13.5	ns
<sup>t</sup> PLH	CLK	Any Q	C: - 15 pE		5.8*	11*	1*	13*	1	13	ns
<sup>t</sup> PHL	-	Ally Q	C <sub>L</sub> = 15 pF		5.8*	11*	1*	13*	1	13	115
<sup>t</sup> PHL	CLR	Any Q	C <sub>L</sub> = 50 pF		6	14.9	27	17	1	17	ns
<sup>t</sup> PLH	CLK	Any Q	C <sub>I</sub> = 50 pF		7.5	14.5	01	16.5	1	16.5	20
<sup>t</sup> PHL	CLK	Ally Q	CL = 50 pr		7.5	14.5	Q 1	16.5	1	16.5	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1.5**				1.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>\*\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

SCLS425F – JUNE 1998 – REVISED FEBRUARY 2002

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	LOAD	T,	գ = 25°C	;	SN54AI	HC174	SN74AI	HC174	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f			C <sub>L</sub> = 15 pF	130*	240*		110*		110		MHz
†max			C <sub>L</sub> = 50 pF	90	180		80	7	80		IVITIZ
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 15 pF		3*	7.6*	1*	9*	1	9	ns
<sup>t</sup> PLH	CLK	Any Q	C <sub>I</sub> = 15 pF		4.1*	7.2*	1*	8.5*	1	8.5	ns
t <sub>PHL</sub>	,	Ally Q	CL = 15 pr		4.1*	7.2*	1*	8.5*	1	8.5	115
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 50 pF		4.2	9.6	37)	11	1	11	ns
t <sub>PLH</sub>	CLK	Any O	C <sub>I</sub> = 50 pF		5.5	9.2	0 1	10.5	1	10.5	20
t <sub>PHL</sub>	GLK	Any Q	CL = 50 pr		5.5	9.2	Q 1	10.5	1	10.5	ns
tsk(o)		_	C <sub>L</sub> = 50 pF			1**				1	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.
\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

## operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f = 1 MHz	15.2	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC174D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC174	Samples
SN74AHC174DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA174	Samples
SN74AHC174DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC174	Samples
SN74AHC174N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHC174N	Samples
SN74AHC174PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA174	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Mar-2022

### TAPE AND REEL INFORMATION





A0	<u> </u>
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC174DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC174DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC174PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 8-Mar-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC174DBR	SSOP	DB	16	2000	853.0	449.0	35.0
SN74AHC174DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74AHC174PWR	TSSOP	PW	16	2000	853.0	449.0	35.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-Mar-2022

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type Pins		SPQ L (mm)		W (mm)	T (µm)	B (mm)
SN74AHC174D	D	SOIC	16	40	507	8	3940	4.32
SN74AHC174N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC174N	N	PDIP	16	25	506	13.97	11230	4.32

# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated