DSP in VLSI
Homework 3 - Interpolator

Jen-Tse Chen

April 2026

1. (Step 1) Show the real-part and imaginary-part output waveform $\hat{x}_1[m+\mu]$ after interpolation using linear interpolator and second-order polynomial interpolator to interpolate the sampled waveform in the region of $10 \leq m \leq 20$ with $\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$. In addition, draw the absolute error, defined by $|x_1[m+\mu] - \hat{x}_1[m+\mu]|$ in the region of $10 \leq m \leq 20$ with $\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$. (30%)

   Figure 1 shows the interpolated waveform and the absolute error of the linear and second-order polynomial interpolators for $x_1[m+\mu]$.



Figure 1: Interpolated waveform and absolute error of $\hat{x}_1[m+\mu]$

2. (Step 2) Show the real-part and imaginary-part output waveform of $\hat{x}_2[m+\mu]$ after interpolation using linear interpolator and piecewise parabolic interpolator to interpolate the sampled waveform in the region of $5 \leq m \leq 10$ with $\mu = 0, \frac{1}{9}, \frac{2}{9}, \ldots \frac{8}{9}$. In addition, draw the absolute error, defined by $|x_2[m+\mu] - \hat{x}_2[m+\mu]|$ in the region of $4 \leq m \leq 8$ with $\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$. (30%)

   Figure 2 shows the interpolated waveform and the absolute error of the linear and piecewise parabolic interpolators for $x_2[m+\mu]$.



Figure 2: Interpolated waveform and absolute error of $\hat{x}_2[m+\mu]$

3. (Step 3) Please show the results calculated by your BF16 bit-true model for the following operands and operators. Express results both in decimal and binary representation. (S, E, F mean the sign bit, exponent field, and fraction field. All are given in binary.) (20%)

	Operand 1	**Operand 2**	**Operation**
(a)	S: 1 E: 1000_0011 F: 0000_000	S: 0 E: 1000_1011 F: 0000_011	Addition
(b)	S: 1 E: 0000_0001 F: 0000_011	S: 0 E: 0000_0001 F: 1111_010	Addition
(c)	S: 1 E: 0000_0010 F: 1100_000	S: 0 E: 0111_1100 F: 0000_110	Multiplication
(d)	S: 0 E: 0110_0011 F: 1011_110	S: 0 E: 1001_0011 F: 0101_000	Multiplication

Table 1: BF16 bit-true model computation results

4. (Step 4) Show the interpolation differences of the second-order interpolator using BF16 and double-precision arithmetic operations. Draw the figures indicating the difference of interpolated results caused by data format for outputs $\hat{x}_1[m+\mu]$ in the region of $10 \leq m \leq 20$ with $\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$. (10%)

   Answer text here.

5. (Step 5) Draw the complete block diagram of your first version implementation according to the Farrow structure. (5%) Show your hardware sharing version (the precision of the datapath must be BF16 and cannot be changed). (10%) Draw the block diagram after your improvement. (5%) Indicate the critical path. (5%)

   Answer text here.

6. (Step 6) Write HDL to implement your second-order interpolator using BF16 arithmetic unit of Farrow structure after reduction. The input to be interpolated will change every 8 clock cycles and μ will change every clock cycle. Show the timing diagram of behavior simulation for the first 8 ($\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$) and the last 8 ($\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$) interpolated outputs of $\hat{x}_1[m + \mu]$ in the region of $10 \leq m \leq 20$. Show the real-part and imaginary-part error compared to double-precision results. (30%)

   Answer text here.

7. (Step 6) Show your timing report to verify the critical path of your block diagram in Q5. (10%) List your timing constraint for post-synthesis simulation. (5%)

   Answer text here.

8. (Step 6) Show the timing diagram of post-synthesis simulation for the first 8 ($\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$) and the last 8 ($\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$) interpolated outputs of $\hat{x}_1[m + \mu]$ in the region of $10 \leq m \leq 20$ with $\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$. Show the real-part and imaginary-part error compared to double-precision results. (20%)

   Answer text here.

9. (Step 6) Construct your BF16 bit-true model as the architecture after your improvement. Depict the real-part and imaginary-part errors of interpolated outputs of $\hat{x}_1[m+\mu]$ between the Verilog outputs and the bit-true model in the region of $10 \leq m \leq 20$ with $\mu = 0, \frac{1}{8}, \frac{2}{8}, \ldots \frac{7}{8}$. (20%)

   Answer text here.