DSP in VLSI
Homework 2 - Digital Filter

Jen-Tse Chen

March 2026

1. (Step 1) Please use Matlab/Python to draw the impulse response and frequency response (containing magnitude and phase) of the 25-tap sinc-based FIR filter. Note that you need to use dB scale for the magnitude of the frequency response and use radian for the phase of frequency response versus normalized frequency. The x-axis must be marked with the correct label (20%). Please explain whether the filter is high-pass, band-pass or low-pass and why. (5%)

   The impulse response is illustrated in Figure 1, while the frequency response—including both magnitude and phase—is presented in Figure 2. From the magnitude response, the half-bandwidth is approximately 0.14π radians. The sawtooth-like artifacts observed in the phase response arise from phase discontinuities at transmission nulls, where the phase is undefined. Based on the overall frequency response characteristics, the filter can be classified as a low-pass filter.



Figure 1: Impulse response



Figure 2: Frequency response

2. (Step 2) Draw the time-domain input and output waveforms after you feed 144 input samples. The filtering effect can be observed. (20%)

   The input signal is shown in Figure 3, and the corresponding output is presented in Figure 4. As observed from the figures, the high-frequency components have been effectively attenuated.



Figure 3: Input



Figure 4: Output

3. (Step 3) To show how you determine the word-length, please use the word-length of coefficients as the X-axis and error as the Y-axis. Scan the quantization error versus the word-lengths from 9 bits to 15 bits (Four figures each having 7 word-length settings in its x-axis). According the following simulation results, mark the final word-length settings in the block diagram of the direct form FIR filter. (20%)

   a. Output error versus input word-lengths
   b. Output error versus coefficient word-lengths (In this case, the input word-length is fixed to your selected setting.)
   c. Output error versus word-lengths after multiplication (In this case, the input word-length and coefficient word-length are set to your desired value.)
   d. Output error versus word-lengths after addition. (In this case, the fixed-point representations are used for the previous three signals.)

   The output RMSE versus input word length is shown in Figure 5, while the RMSE versus coefficient word length, multiplier word length, and adder word length are presented in Figures 6, 7, and 8, respectively. To satisfy the specification that the RMSE be smaller than 2^{-11}, the fixed-point format is determined as illustrated in Figure 9.

Figure 5: Output RMSE versus input word-length



Figure 6: Output RMSE versus coefficient word-length

Figure 7: Output RMSE versus multiplier word-length

Figure 8: Output RMSE versus adder word-length



Figure 9: Fixed-point setting

4. (Step 3) Draw the fixed-point output of time domain signal. (10%) Compare to the floating-point output and draw the error. (10%) Show the frequency response of the fixed-point direct-form FIR filter.(10%) Compare to the frequency response of floating-point results and draw the error of the magnitude response in passband (within 3dB bandwidth), expressed in dB (5%)

   The time-domain fixed-point output and its error relative to the floating-point output are shown in Figures 10 and 11, respectively. Although some samples exhibit relatively large errors, the overall RMSE still satisfies the specification. The frequency response of the fixed-point filter and its error compared to the floating-point counterpart are presented in Figures 12 and 13, respectively. The error is on the order of several hundred micro–dB.



Figure 10: Time domain signal output



Figure 11: Error of time domain signal output



Figure 12: Filter frequency response



Figure 13: Error of filter frequency response within 3dB bandwidth

5. (Step 4) Print out the behavior timing diagram for the first 20 samples and the last 20 samples (10%). Show the errors of hardware outputs and Matlab floating-point results of direct form FIR filter output $y[n]$ for $0 \leq n \leq 143$ by figures. The latency is not constrained. (10%)

   The behavioral simulation results are shown in Figures 14, 15, 16, and 17. The comparison with the floating-point output and the corresponding error are presented in Figures 18 and 19, respectively.



Figure 14: Behavior simulation output sample 0 to 9



Figure 15: Behavior simulation output sample 10 to 19



Figure 16: Behavior simulation output sample 124 to 133



Figure 17: Behavior simulation output sample 134 to 143



Figure 18: Behavior simulation output and floating point output



Figure 19: Behavior simulation output error (comparing to floating point)

6. (Step 4) Paste the timing report about the critical path. Show the numbers of adders and multipliers in the critical path. (5%). List your timing constraint to achieve the highest operating frequency (5%). Print out the post-SYNTHESIS timing diagram for the first 20 samples and the last 20 samples (10%). and show the errors of post synthesis simulation outputs and Matlab floating-point results of direct-form FIR filter output $y[n]$ for $0 \leq n \leq 143$ (10%).

   The timing report and the schematic of the critical path are shown in Figures 20 and 21, respectively. Since pipeline registers are inserted between the multipliers and adders, the critical path is dominated by the accumulation stage of the FIR filter. Notably, a balanced adder tree is not employed, resulting in a summation chain structure.

   The exact number of adders on the critical path cannot be precisely determined, as the path consists of a cascaded combination of multiple adders. However, the presence of multiple levels of CARRY and LUT elements reflects this adder-chain implementation.

   A clock frequency of 100 MHz is specified as the sole timing constraint. The post-synthesis simulation results are shown in Figures 22, 23, 24, and 25. The comparison with the floating-point output and the corresponding error are presented in Figures 26 and 27, respectively.

   Notably, large errors are observed at the beginning of the output, where the number of valid samples is reduced by seven. This indicates a potential issue in the post-synthesis design or timing constraints, which requires further investigation.

Name	Slack ^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty
Path 1	1.957	11	7	3	product_reg[24][2]/C	FilterOut_reg[21]/D	7.925	4.096	3.829	10.0	sys_clk	sys_clk		0.035
Path 2	2.070	11	7	3	product_reg[24][2]/C	FilterOut_reg[20]/D	7.812	3.983	3.829	10.0	sys_clk	sys_clk		0.035
Path 3	2.083	11	7	3	product_reg[24][2]/C	FilterOut_reg[17]/D	7.799	3.971	3.828	10.0	sys_clk	sys_clk		0.035
Path 4	2.102	11	7	3	product_reg[24][2]/C	FilterOut_reg[19]/D	7.780	3.952	3.828	10.0	sys_clk	sys_clk		0.035
Path 5	2.175	11	7	3	product_reg[24][2]/C	FilterOut_reg[18]/D	7.707	3.879	3.828	10.0	sys_clk	sys_clk		0.035
Path 6	2.196	11	7	3	product_reg[24][2]/C	FilterOut_reg[16]/D	7.686	3.858	3.828	10.0	sys_clk	sys_clk		0.035
Path 7	2.323	9	6	4	product_reg[10]/CLK	FilterOut_reg[13]/D	7.559	3.310	4.249	10.0	sys_clk	sys_clk		0.035
Path 8	2.324	10	7	3	product_reg[24][2]/C	FilterOut_reg[15]/D	7.558	3.730	3.828	10.0	sys_clk	sys_clk		0.035
Path 9	2.384	10	7	3	product_reg[24][2]/C	FilterOut_reg[14]/D	7.498	3.670	3.828	10.0	sys_clk	sys_clk		0.035
Path 10	2.436	9	6	4	product_reg[10]/CLK	FilterOut_reg[12]/D	7.446	3.197	4.249	10.0	sys_clk	sys_clk		0.035

Figure 20: Timing report of critical path



Figure 21: Schematic of critical path



Figure 22: Post synthesis simulation output sample 0 to 9



Figure 23: Post synthesis simulation output sample 10 to 19



Figure 24: Post synthesis simulation output sample 124 to 133



Figure 25: Post synthesis simulation output sample 134 to 143



Figure 26: Post synthesis simulation output and floating point output



Figure 27: Post synthesis simulation output error (comparing to floating point)

7. (Step 5) Show that $y[n]$ to $y[143]$ can be generated within $T_{out}/2$ in the behavior timing diagram. Draw the block diagram and indicate your critical path. (15%). Show your synthesis report of max delay to verify your explanations. (5%)

   The behavioral timing diagram is shown in Figure 28, indicating that the output can be generated within $(845 - 125)/10 = 72 = 144/2$ cycles. The block diagram in Figure 29 shows that the parallel architecture employs the same multiplier and adder structure as the non-parallel design; therefore, the critical path remains unchanged. The synthesis report in Figure 30 confirms that the critical path is identical to that in Figure 20.



Figure 28: Output of 2-parallelism



Figure 29: Block diagram of 2-parallelism

Name	Slack ^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty
Path 1	1.957	11	7	3	prod0_reg[24][2]/C	FilterOut0_reg[21]/D	7.925	4.096	3.829	10.0	sys_clk	sys_clk		0.035
Path 2	1.957	11	7	3	prod1_reg[24][2]/C	FilterOut1_reg[21]/D	7.925	4.096	3.829	10.0	sys_clk	sys_clk		0.035
Path 3	2.070	11	7	3	prod0_reg[24][2]/C	FilterOut0_reg[20]/D	7.812	3.983	3.829	10.0	sys_clk	sys_clk		0.035
Path 4	2.070	11	7	3	prod1_reg[24][2]/C	FilterOut1_reg[20]/D	7.812	3.983	3.829	10.0	sys_clk	sys_clk		0.035
Path 5	2.083	11	7	3	prod0_reg[24][2]/C	FilterOut0_reg[17]/D	7.799	3.971	3.828	10.0	sys_clk	sys_clk		0.035
Path 6	2.083	11	7	3	prod1_reg[24][2]/C	FilterOut1_reg[17]/D	7.799	3.971	3.828	10.0	sys_clk	sys_clk		0.035
Path 7	2.102	11	7	3	prod0_reg[24][2]/C	FilterOut0_reg[19]/D	7.780	3.952	3.828	10.0	sys_clk	sys_clk		0.035
Path 8	2.102	11	7	3	prod1_reg[24][2]/C	FilterOut1_reg[19]/D	7.780	3.952	3.828	10.0	sys_clk	sys_clk		0.035
Path 9	2.175	11	7	3	prod0_reg[24][2]/C	FilterOut0_reg[18]/D	7.707	3.879	3.828	10.0	sys_clk	sys_clk		0.035
Path 10	2.175	11	7	3	prod1_reg[24][2]/C	FilterOut1_reg[18]/D	7.707	3.879	3.828	10.0	sys_clk	sys_clk		0.035

Figure 30: Timing report of critical path (2-parallelism)

8. (Step 5) Show the post-SYNTHESIS simulation results for the first 20 samples and the last 20 samples and indicate why your throughput is doubled (10%). Show the errors of post-synthesis simulation outputs and Matlab floating-point results of direct-form FIR filter output $y[n]$ for $0 \leq n \leq 143$ (10%) Show the area (resources) before and after speedup from the synthesis report. (10%)

   A clock frequency of 100 MHz is specified as the sole timing constraint. The post-synthesis simulation results are shown in Figures 31 and 32. The comparison with the floating-point output and the corresponding error are presented in Figures 33 and 34, respectively.

   Notably, large errors are observed at both the beginning and the end of the output, where the number of valid samples is reduced by fourteen. This suggests a potential issue in the post-synthesis design or timing constraints, which requires further investigation.

   The resource utilization before and after applying 2× parallelism is shown in Table 1. The near doubling of resource usage in the 2-parallel design compared to the original is expected and reasonable.



Figure 31: Post synthesis simulation output sample 0 to 19 (2-parallelism)



Figure 32: Post synthesis simulation output sample 124 to 143 (2-parallelism)



Figure 33: Post synthesis simulation output and floating point output (2-parallelism)



Figure 34: Post synthesis simulation output error (comparing to floating point, 2-parallelism)

Table 1: Resource utilization before and after applying 2× parallelism, shown in the left and right figures, respectively.

Ref Name	Used	Functional Category
FDCE	412	Flop & Latch
LUT3	188	LUT
LUT6	149	LUT
CARRY4	80	CarryLogic
LUT2	57	LUT
LUT1	31	LUT
FDRE	27	Flop & Latch
OBUF	23	IO
LUT4	23	LUT
DSP48E1	20	Block Arithmetic
IBUF	18	IO
LUT5	8	LUT
BUFG	1	Clock

Ref Name	Used	Functional Category
FDCE	443	Flop & Latch
LUT3	376	LUT
LUT6	298	LUT
CARRY4	160	CarryLogic
LUT2	114	LUT
LUT1	61	LUT
FDRE	54	Flop & Latch
LUT4	46	LUT
OBUF	45	IO
DSP48E1	40	Block Arithmetic
IBUF	33	IO
LUT5	16	LUT
BUFG	1	Clock