

# NuMicro<sup>TM</sup> NUC100 Series Driver Reference Guide

V1.05.001

Publication Release Date: June. 2011

Support Chips: NuMicro™ NUC100 series **Support Platforms:** 

Nuvoton



The information in this document is subject to change without notice.

The Nuvoton Technology Corp. shall not be liable for technical or editorial errors or omissions contained herein; nor for incidental or consequential damages resulting from the furnishing, performance, or use of this material.

This documentation may not, in whole or in part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior consent, in writing, from the Nuvoton Technology Corp.





# **Table of Contents**

1.	Overview		18
	1.1. Organization	$\Diamond$ $\bigcirc$	
	1.2. Relative Documents		>` 18
			-
	1.3. Abbreviations and Glossarie	28	18
	1.4. Data Type Definition		20
2.	SYS Driver		21
	2.1. Introduction		21
	2.2. Clock Diagram		22
	2.3. Type Definition		23
	E_SYS_IP_RST		23
	E_SYS_IP_CLK		
	E_SYS_PLL_CLKSRC		
	E_SYS_IP_DIV		
	E_SYS_IP_CLKSRC E_SYS_CHIP_CLKSRC		
	E_SYS_PD_TYRE		
	2.4. Functions		
	DrySYS ReadProductID		25
	DrvSYS GetResetSource		26
	DrvSYS_ClearResetSource,		26
	DrvSYS_ResetTR		27
//	DrvSYS_ResetCPU	λ	28
	DrvSYS_ResetChip		28
		Mode	
		Mode	
	DrvSYS_GetBODState		32
	DrvSYS_EnableTemperatureSens	sor	
		nsor	
	DIVS IS_SCHI CIUCK		



		DrvSYS_SelectHCLKSource	38
		DrvSYS_SelectSysTickSource	
		DrvSYS_SelectIPClockSource	
		DrvSYS_SetClockDivider	
		DrvSYS SetOscCtrl	
		DrvSYS_SetPowerDownWakeUpInt	
		DrvSYS_EnterPowerDown	43
		DrvSYS_SelectPLLSource	44
		DrvSYS_SetPLLMode	44
		DrvSYS_GetExtClockFreq.	45
		DrvSYS_GetPLLContent	45
		DrvSYS_SetPLLContent	46
		DrvSYS_GetPLLClockFreq	
		DrvSYS_GetHCLKFreq	
		DrvSYS_Open	
		DrvSYS_SetFreqDividerOutput	/C
		DrvSYS_DisableHighPerformanceMode	ر بـ
		D GYG D 1	50
		DrvSYS_GetChipClockSourceStatus	
		DrvSYS_GetClockSwitchStatus DrvSYS_ClearClockSwitchStatus	
		DrvSYS_GetVersion	52 53
		DIVS 15_Oct version	
2	TTA	RT Driver	<b>=</b> 1
3.	UA	RT Driver	54
	3.1.	UART Introduction	54
	2.2	HADE F	
	3.2.	UART Feature	
			54
		UART Feature  Constant Definition	54
	3.3.	Constant Definition	54 55
	3.3.	Constant Definition  Type Definition	54 55 55
	3.3.	Constant Definition  Type Definition  E_UART_PØRT	54 55 55
	3.3.	Constant Definition  Type Definition  E_UART_PØRT  E_INT_SOURCE	54 55 55 55
	3.3.	Constant Definition  Type Definition  E_UART_PØRT  E_INT_SØURCE  E_DATABUTS_SETTINGS	
	3.3.	Constant Definition  Type Definition  E_UART_PORT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS	
	3.3.	Constant Definition  Type Definition  E_UART_PORT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS	5455555555
	3.3.	Constant Definition  Type Definition  E_UART_PORT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_FIEO_SETTINGS	
	3.3.	Constant Definition  Type Definition  E_UART_PORT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_FIRO_SETTINGS  E_UART_FUNC	
	3.3.	Constant Definition  Type Definition  E_UART_PORT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_FIEO_SETTINGS	
	3.3. 3.4.	Constant Definition  Type Definition  E_UART_PORT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_FIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485	
	3.3. 3.4.	Constant Definition  Type Definition  E_UART_PØRT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_FIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros	
	3.3. 3.4.	Constant Definition  Type Definition  E_UART_PORT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_FIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros  _DRVUART_SENDBYTE	
	3.3. 3.4.	Constant Definition  Type Definition  E_UART_PORT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_RIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros  _DRVUART_SENDBYTE _DRVUART_RECEIVEBYTE	
	3.3. 3.4.	Constant Definition  Type Definition  E_UART_PØBT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_RIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros.  _DRVUART_SENDBYTE _DRVUART_RECEIVEBYTE _DRVUART_SET_DIVIDER	
<	3.3. 3.4.	Constant Definition  Type Definition  E_UART_PORT  E_HNT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_RIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros  _DRVUART_SENDBYTE  _DRVUART_RECEIVEBYTE  _DRVUART_SET_DIVIDER  _DRVUART_RECEIVEAVAILABLE	
	3.3. 3.4.	Constant Definition  Type Definition  E_UART_PØBT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_RIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros.  _DRVUART_SENDBYTE _DRVUART_RECEIVEBYTE _DRVUART_SET_DIVIDER	
	3.3. 3.4. 3.5.	Constant Definition  Type Definition  E_UART_PORT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_FIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros  _DRVUART_SENDBYTE  _DRVUART_RECEIVEBYTE  _DRVUART_SET_DIVIDER  _DRVUART_RECEIVEAVAILABLE  _DRVUART_WAIT_TX_EMPTY	
	3.3. 3.4. 3.5.	Constant Definition  Type Definition  E_UART_PØRT  E_INT_SOURCE  E_DATABIRS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_FIRO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros  _DRVUART_SENDBYTE  _DRVUART_RECEIVEBYTE  _DRVUART_SET_DIVIDER  _DRVUART_RECEIVEAVAILABLE  _DRVUART_WAIT_TX_EMPTY  Functions	
	3.3. 3.4. 3.5.	Constant Definition  Type Definition  E_UART_PØRT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_RIFO_SETTINGS  E_RIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros  DRVUART_SENDBYTE  DRVUART_RECEIVEBYTE  DRVUART_RECEIVEBYTE  DRVUART_RECEIVEAVAILABLE  _DRVUART_WAIT_TX_EMPTY  Functions  DrvUART_Open	
	3.3. 3.4. 3.5.	Constant Definition  Type Definition  E UART_PORT  E INT_SOURCE  E DATABITS_SETTINGS  E _PARITY_SETTINGS  E STOPBITS_SETTINGS  E RIFO_SETTINGS  E LUART_FUNC  E _MODE_RS485  Macros  DRVUART_SENDBYTE  DRVUART_RECEIVEBYTE  DRVUART_SET_DIVIDER  _DRVUART_RECEIVEAVAILABLE  _DRVUART_WAIT_TX_EMPTY  Functions  DrvUART_Open  DrvUART_Close	
	3.3. 3.4. 3.5.	Constant Definition  Type Definition  E_UART_PØRT  E_INT_SOURCE  E_DATABITS_SETTINGS  E_PARITY_SETTINGS  E_STOPBITS_SETTINGS  E_RIFO_SETTINGS  E_RIFO_SETTINGS  E_UART_FUNC  E_MODE_RS485  Macros  DRVUART_SENDBYTE  DRVUART_RECEIVEBYTE  DRVUART_RECEIVEBYTE  DRVUART_RECEIVEAVAILABLE  _DRVUART_WAIT_TX_EMPTY  Functions  DrvUART_Open	



		DrvUART_ClearIntFlag	63
		DrvUART_GetIntStatus	64
		DrvUART_GetCTSInfo	65
		DrvUART_SetRTS	66
		DrvUART_Read	67
		DrvUART_Write	
		DrvUART_EnablePDMA	69
		DrvUART_DisablePDMA	
		DrvUART_SetFnIRDA	70
		DrvUART_SetFnRS485	71
		DrvUART_SetFnLIN	72
		DrvUART_GetVersion	73
4.	TI	MER/WDT Driver	74
			-
	<i>4</i> 1	TIMER/WDT Introduction	74
	т.1.	Third was indicated in	
	4.2.	TIMER/WDT Feature	74
	4.0		7.4
	4.3.	Type Definition	74
		E_TIMER_CHANNEL	74
		E_TIMER_OPMODE	75
		E_TIMER_TX_PHASE	75
		E_TIMER_TEX_EDGE	75
		E_TIMER_RSTCAP_MODE	75
		E_WDT_CMD	75
		E_WDT_INTERVAL	76
	1 1	Frankling (1)	7.0
	4.4.	Functions	/6
		DrvTIMER_Init	76
		DrvTIMER_Open.	77
		DrvTIMER_Close	78
		Drv&IMER SetTimerEvent	
		DrvTMER_ClearTimerEvent	79
	/	DryTIMER EnableInt	80
	$\langle$	DrvTIMER_DisableInt	80
/		DrvTIMER DisableInt DrvTIMER GetIntFlag	
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	81
	( )	DrvTIMER_Start DrvTIMER_GetIntTicks	82
	\//	/DrvTIMER_GetIntTicks	82
		DrvTIMER_ResetIntTicks	83
		\QrvTIMER_Delay	
		\(\mathbf{D}\text{rvTIMER_OpenCounter}\)	
		DrvTIMER_StartCounter	
		DrvTIMER_GetCounters	
		DrvTIMER_OpenCapture	
		DrvTIMER_CloseCapture	
		DrvTIMER_SelectExternalMode	
		DrvTIMER_SelectCaptureEdge	88
		DrvTIMER_EnableCaptureInt	89
		DrvTIMER_DisableCaptureInt	89
		DrvTIMER_EnableCapture	90
		DrvTIMER_DisableCapture	
		DrvTIMER_GetCaptureData	91



		DrvTIMER_GetCaptureIntFlag	92
		DrvTIMER_ClearCaptureIntFlag	
		DrvTIMER_EnableCaptureDebounce	
		DrvTIMER_DisableCaptureDebounce	
		DrvTIMER_EnableCounterDebounce	
		DrvTIMER_DisableCounterDebounce	
		DrvTIMER_SelectCounterDetectPhase	96
		DrvTIMER GetVersion	
			97
		= 1	97
		DrvWDT_InstallISR	98
		DryWDT loctl	98
		DIV V D I_100ti	
_	CD	JO Duisson	100
<b>5.</b>	GP	TO Driver	100
	5.1.	GPIO introduction.	100
	<i>-</i> 0	CDIO E	100
	5.2.	GPIO Feature	100
	5 3	Type Definition	100
	5.5.		
		E_DRVGPIO_PORT	
		E_DRVGPIO_IO	
		E_DRVGPIO_INT_TYPE	101
		E_DRVGPIO_INT_MODE	101
		E_DRVGPIO_INT_MODE  E_DRVGPIO_DBCLKSRC	101
		E_DRVGPIO_FUNC	101
	5 1	Macros	102
	J. <del>4</del> .		
		_DRVGPIO_DØVT	
		GPA_[n] / GPB_[n] / GPC_[n] / GPD_[n] / GPE_[n]	103
	5 5	Functions	104
	5.5.		
		DrvGPIO_Open	104
		DrvGRiQ_Close	
		DryGRIO SetBit	
	< <	DIVORO 061811	
		DrvGPIO <sub>+</sub> ClrBib	
//		DrvGPIO_SetPortBits	107
		DrvGPIØ_GetPortBitsDrvGPIØ_GetDoutBit	108
	\//	DrvGPIØ_GetDoutBit	108
		DrvGPIO_GetPortDoutBits	109
	/	DrvGPIO_SetBitMask	110
		DrvGPIO_GetBitMask	110
		DrvGPIO_ClrBitMask	111
		DrvGPIO_SetPortMask	112
		DrvGPIO_GetPortMask	112
		DrvGPIO_ClrPortMask	
		DrvGPIO_EnableDigitalInputBit	
		DrvGPIO_DisableDigitalInputBit	
		DrvGPIO EnableDebounce	
		DrvGPIO_DisableDebounce	
		DrvGPIO_SetDebounceTime	
		DrvGPIO GetDebounceSampleCycle	
		DrvGPIO_EnableInt	



		DrvGPIO_DisableInt	118
		DrvGPIO_SetIntCallback	119
		DrvGPIO_EnableEINT0	119
		DrvGPIO_DisableEINT0	120
		DrvGPIO_EnableEINT1	
		DrvGPIO_DisableEINT1	
		DrvGPIO_GetIntStatus	
		DrvGPIO_InitFunction	122
		DrvGPIO_GetVersion	123
6	۸D	C Driver.	125
J.	ΑD	C Driver	143
	6.1.	ADC Introduction	125
			125
	6.3.	Type Definition	126
		E_ADC_INPUT_MODE	126
		E_ADC_OPERATION_MODE	126
		E_ADC_CLK_SRC	126
		E_ADC_EXT_TRI_COND	
		E_ADC_CH7_SRC	
		E_ADC_CMP_CONDITION	
		E_ADC_DIFF_MODE_OUTPUT_F_RM_T	126
	6.4.	Macros	127
		DRVADC CONV	
		_DRVADC_GET_ADC_A f_Fk_G	
		_DRVADC_GE _CMP0_IN \ FLA	
		_DRVADC_GE_CMP1_INT_YLAG	
		_DRVADC_CLE_R_ADCVT_FLAG	
		_DRV//C_CLEAR_CMP0_NT_FLAC	129
		_DR' ADC_ÇLEAR_CAINT_F\ AG	129
	65	Frectio	120
	0.5.		
	- ◀	DrvAD () Op n	
4		DrvADC_Close	
•		D. ADC_etADCChonn &	
•		DrvX QC ZonfigADCC vne/7	132
	V	DrvAD_SetADCInputMode	
		DrvADC_SetADCOperationMode	
		DrvADC_SetADCClkSrc	
		DrvADC_SetADCDivisor	
		DrvADC_EnableADCInt DrvADC_DisableADCInt	
		DrvADC_EnableADCCmp0Int	
		DrvADC_DisableADCCmp0Int	
		DrvADC_EnableADCCmp1Int	
		DrvADC_DisableADCCmp1Int	
		DrvADC_GetConversionRate	
		DrvADC_EnableExtTrigger	
		DrvADC_DisableExtTrigger	
		DrvADC_StartConvert	
		DrvADC_StopConvert	



		DrvADC_IsConversionDone	142
		DrvADC GetConversionData	
		DrvADC_EnablePDMA	143
		DrvADC_DisablePDMA	
		DrvADC_IsDataValid	144
		DrvADC_IsDataOverrun	
		DrvADC_EnableADCCmp0	145
		DrvADC_DisableADCCmp0	146
			147
		21/12 0_2 isacio 12 comp 1	148
			148
			149
		DrvADC_DisableSelfCalibration	
		DrvADC_DiffModeOutputFormat	
		DrvADC_GetVersion	150
7.	SP	[ Driver	152
	7.1.	SPI Introduction	152
	7.0		1.50
	7.2.	SPI Feature	152
	73	Type Definition	153
	1.5.		
		E_DRVSPI_PORT E_DRVSPI_MODE E_DRVSPI_TRANS_TYPE	153
		E_DRVSPI_MODE	153
		E_DRVSPI_TRANS_TYPE E_DRVSPI_ENDIAN	153
		E_DRVSPI_ENDIAN	
		E_DRVSPI_SSLTRIG	133 157
		E_DRVSPI_SSLTRIG E_DRVSPI_SS_ACT_TYPE	134 157
		E_DRVSPI_SLAVE_SEL	
		E_DRVSPI_DMA_MQDE.	
	7.4.	Functions	155
	/		155
		DrvSRI_Open DrvSPI_Close	
		DrvSPI_Set2BitTransferMode	
	$\overline{}$	DrySPI SetEndian	158
		DrvSPI_SetBitLength	158
	$\backslash \! / \! /$	DrvSPL_SetBitLength DrvSPL_SetByteReorder	159
		DrvSPI_SetSuspendCycle	160
	/	\QrvSPI_SetTriggerMode	
		DrvSPI_SetSlaveSelectActiveLevel	
		DrvSPI_GetLevelTriggerStatus	
		DrvSPI_EnableAutoSS	
		DrvSPI_DisableAutoSS	
		DrvSPI_SetSS	
		DrvSPI_ClrSS	
		DrvSPI_IsBusy	
		DrvSPI_BurstTransfer	
		DrvSPI_SetClockFreq	
		DrvSPI_GetClock1F1eq	
		DrvSPI_SetVariableClockFunction	
		21.21 1_20 1 mimore Crooks unouton	1 / 1



	DrvSPI_EnableInt	
	DrvSPI_DisableInt	
	DrvSPI_GetIntFlag	174
	DrvSPI_ClrIntFlag	175
	DrvSPI_SingleRead	176
	DrvSPI_SingleWrite	176
	DrvSPI_BurstRead	177
	DrvSPI_BurstWrite	178
	DrvSPI DumpRxRegister	179
	DrvSPI_SetTxRegister	179
	DrvSPI_SetGo	180
	DrvSPI_ClrGo	181
	DrvSPI_SetPDMA.	
	DrvSPI_SetFIFOMode	183
	DrvSPI_IsRxEmpty	
	DrvSPI_IsRxFull	
	DrySPI_IsTxEmpty	185
	DrvSPI_IsTxEmpty DrvSPI_IsTxFull	186
	DrvSPI_ISTXFUII DrvSPI_ClrRxFIFO DrvSPI_ClrTxFIFO DrvSPI_EnableDivOne DrvSPI_DisableDivOne	187
	DrvSPI_ClrTxFIFO	188
	DrySPI EnableDiyOne	188
	DrvSPI_EnableDivOne DrvSPI_DisableDivOne	189
	DrvSPI_Enable3Wire	
	DrvSPI_Disable3Wire	
	DrvSPI_Disable3Wire DrvSPI_3WireAbort	191
	DrvSPI_Enable3WireStartInt	
	DrvSPI_Disable3WireStartInt	193
	DrvSPI_Get3WireStartIntFlag	193
	DrvSPI_Clr3WireStartIntFlag.	
	DrvSPI GetVersion	
	21,511_561,510	
O	I2C Driver	104
ð.	I2C Driver	190
	8.1. I2C Introduction	196
	82. 12C Feature	196
		170
	8.3. Type Definition	196
< <	E_12C_PORT	196
/	E_I2C_CALLBACK_TYPE	196
	8.4. Functions	
	DrvI2C_Open	
	DrvI2C_Close	
	DrvI2C_SetClockFreq	
	DrvI2C_GetClockFreq	
	DrvI2C_SetAddress	
	DrvI2C_SetAddressMask	
	DrvI2C_GetStatus	
	DrvI2C_WriteData	
	DrvI2C_ReadData	201
	DrvI2C_Ctrl	
	DrvI2C_GetIntFlag	203
		203



		DrvI2C_EnableInt	
		DrvI2C_DisableInt	
		DrvI2C_InstallCallBack	
		DrvI2C_UninstallCallBack	
		DrvI2C_SetTimeoutCounter	
		DrvI2C_ClearTimeoutFlag	
		DrvI2C_GetVersion	207
•	-		• • • •
9.	RT	C Driver	209
	9.1.	RTC Introduction	209
	0.2	RTC Features	209
	9.2.	RTC realures	209
	Con	stant Definition	210
	93	Type Definition	210
	7.5.		-
		E_DRVRTC_INT_SOURCE	
		E_DRVRTC_TICK E_DRVRTC_TIME_SELECT	210
		E_DRVRTC_INVE_SELECT	210 211
		E_DKVKIC_DWK_FARAWEIER	
	9.4.	Functions	211
		DrvRTC_SetFrequencyCompensation	211
		DrvRTC_IsLeapYear	
		DrvRTC_GetIntTick	
		DrvRTC_ResetIntTick	213
		DrvRTC_WriteEnable	213
		DrvRTC_Init	214
		DrvRTC_SetTickMode	
		DrvRTC_EnableInt.	
		DrvRTC_DisableInt	
		DrvRTC_Open	
		DrvRTC_Read	
		DrvRTC_Close	
		DrvRTC_GetVersion	
		77.7.0	220
46	$C\lambda$	N Driver	221
10			
	10/1	CAN Introduction	221
	10.1	.CAN Introduction	221
	10.2	.CAN Feature	221
	10.3	.Constant Definition	221
		.Functions	
	10.4		
		DrvCAN_Init	
		DrvCAN_Close	
		DrvCAN_SetTiming	
		DrvCAN_ResetMsgObj	
		DrvCAN_ResetAllMsgObj	
		DrvCAN_SetTxMsgObj	



DrvCAN_SetMsgObjMask	227
DrvCAN_SetRxMsgObj	
DrvCAN_ClrIntPnd	
DrvCAN_SetTxRqst	
DrvCAN_ReadMsgObj	
DrvCAN_WaitEndOfTx	230
DrvCAN_BasicSendMsg	231
DrvCAN_BasicReceiveMsg	232
DrvCAN EnterInitMode	232
DrvCAN_LeaveInitMode	233
DrvCAN_EnterTestMode	233
DrvCAN_LeaveTestMode	234
DrvCAN_IsNewDataReceived.	234
	235
DrvCAN_IsIntPending	
DrvCAN_IsObjectValid	
DrvCAN_WaitMsg.	237
DrvCAN_EnableInt	237
DrvCAN_DisableInt DrvCAN_DisableInt	238
	236 239
DrvCAN_InstallCallback DrvCAN_UninstallCallback	239 239
DrvCAN EnableWakeUp	239 240
DIVCAN_Eliable wake Up	
DrvCAN_DisableWakeUp	240
DIVCAN_GetCANDITRate	
DrvCAN_GetTxErrCount	241
	242
DrvCAN_GetVersion	242
11. PWM Driver	244
11.1.PWM Introduction	244
11.2.PWM Features	244
	245
11/3/Constant Definition	245
11 4 Functions	246
	-
DrvPWM_IsTimerEnabled	246
DrvPWM_SetTimerCounter	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
\\DrvPWM_EnableInt	
DrvPWM_DisableInt	
DrvPWM_ClearInt	
DrvPWM_GetIntFlag	
DrvPWM_GetRisingCounter	
DrvPWM_GetFallingCounter	
DrvPWM_GetCaptureIntStatus	
DrvPWM_ClearCaptureIntStatus	
DrvPWM_Open	255
DrvPWM_Close	255
DrvPWM_EnableDeadZone	256
DrvPWM_Enable	257
DrvPWM_SetTimerClk	258



DrvPWM_SetTimerIO	
DrvPWM_SelectClockSource	
DrvPWM_SelectClearLatchFlagOption	
DrvPWM_GetVersion	263
12. PS2 Driver	265
12.1.PS2 Introduction	
12.2.PS2 Feature	265
12.3. Constant Defination	
12.4. Macros	
_DRVPS2_OVERRIDE	266
_DRVPS2_PS2CLK	266
_DRVPS2_PS2DATA	267
_DRVPS2_CLRFIFO	
_DRVPS2_ACKNOTALWAYS	268
_DRVPS2_ACKALWAYS	268
_DRVPS2_RXINTENABLE	269
_DRVPS2_RXINTDISABLE	269
_DRVPS2_TXINTENABLE	270
_DRVPS2_TXINTDISABLE	270
_DRVPS2_PS2ENABLE	<b></b>
_DRVPS2_PS2DISABLE	271
_DRVPS2_TXFIFO	272
_DRVPS2_SWOVERRID <sup>1</sup>	272
_DRVPS2_INT(2/k	273
_DRVPS2_RXI ATA	274
_DRVPS2_TXD. TAWAIT	
_DRVPG_TXDAL	275
	276
_DRV \$2_TXDATA1	277
	278
2510/15/25/25/25/25/25	
3. Functions	
DrvPS2_Open	
rvPS2 Close	
DrvPS2 EnableInt	
DrvPS2_DisableInt	282
DrvPS2_IsIntEnabled	
DrvPS2_ClearIn	
DrvPS2_GetIntStatus	
DrvPS2_SetTxFIFODepth	
DrvPS2_Read	
DrvPS2_Write	
DrvPS2_GetVersion	
13. FMC Driver	288
1.7. I'IVIX . I/IIVEI	



13.1.FMC Introduction	288
13.2.FMC Feature	288
Memory Address Map	288
Flash Memory Structure	
·	
13.3. Type Definition	
E_FMC_BOOTSELECT	289
13.4. Functions	
DrvFMC_EnableISP	289
DrvFMC_DisableISP.	290
DryFMC BootSelect	291
DrvFMC_GetBootSelect	291
DrvFMC_EnableLDUpdate	292
DrvFMC EnableConfigUpdate	293
DrvFMC_DisableLDUpdate	293
DrvFMC_EnableAPUpdate	294
	295
DryFMC_EnablePowerSaving	295
	296
DrvFMC Write.	
DryFMC Read	297
DrvFMC_Erase	298
	298
DryFMC ReadDataFlashBaseAddr	
DrvFMC_EnableLowFreq@ptMode	
DrvFMC_DisableLowFreqOptMode	
	301
14. USB Driver	302
	,
14.1 Introduction	302
14.2. Feature	302
14.3. USB Framework	303
14.4 Call Flow	304
14.5. Constant Definition	
WSB Register Address	
INTEN Register Bit Definition	
INTSTS Register Bit Definition	
ATTR Register Bit Definition	
Configuration Register Bit Definition	
Extera-Confiuration Register Bit Definition	
14.6. Macro	
_DRVUSB_ENABLE_MISC_INT	307
_DRVUSB_ENABLE_WAKEUP	
_DRVUSB_DISABLE_WAKEUP	
_DRVUSB_ENABLE_WAKEUP_INT	309



_DRVUSB_DISABLE_WAKEUP_INT	309
_DRVUSB_ENABLE_FLDET_INT	310
_DRVUSB_DISABLE_FLDET_INT	310
_DRVUSB_ENABLE_USB_INT	311
_DRVUSB_DISABLE_USB_INT	311
DRVUSB ENABLE BUS INT	312
DRVUSB_DISABLE_BUS_INT	312
_DRVUSB_CLEAR_EP_READY_AND_TRIG_STALL	312
_DRVUSB_CLEAR_EP_READY	
_DRVUSB_SET_SETUP_BUF	
_DRVUSB_SET_EP_BUF	314
_DRVUSB_TRIG_EP	315
_DRVUSB_GET_EP_DATA_SIZE	316
_DRVUSB_SET_EP_TOG_BIT	316
_DRVUSB_SET_EVENT_FLAG	317
DRVUSB GET EVENT FLAG	318
_DRVUSB_GET_EVENT_FLAGDRVUSB_CLEAR_EP_STALL	318
DRVUSB TRIG EP STALL	319
DRVUSB_CLEAR_EP_DSQ_SYNC	
_DRVUSB_SET_CFG	320
_DRVUSB_GET_CFG	
_DRVUSB_SET_FADDR	
DRVUSB GET FADDR	322
_DRVUSB_GET_EPSTS	
	323
DRV 6th_DR_cr 6r 5r thanks	
4. X. Ft. action	331
DrvUx 12 GetVersion	331
DrvUSB_Open	
DrvUSB_Close	
rvUSB_PreDispatchEvent	
DrvUSB_DispatchEvent	
DrvUSB_IsData0	
DrvUSB GetUsbState	
DrvUSB_SetUsbState	
DrvUSB_GetEpIdentity	
DrvUSB_GetEpId	
DrvUSB DataOutTrigger	
DrvUSB_GetOutData	
DrvUSB_DataIn	
DrvUSB_Datain  DrvUSB_BusResetCallback	
DrvUSB_BuskesetCantack  DrvUSB InstallClassDevice	
DIVOSD_HISTARICIASSDEVICE	



DrvUSB_InstallCtrlHandler	
DrvUSB_CtrlSetupAck	341
DrvUSB_CtrlDataInAck	342
DrvUSB_CtrlDataOutAck	342
DrvUSB_CtrlDataInDefault	343
DrvUSB CtrlDataOutDefault	
DrvUSB_Reset	
DrvUSB_ClrCtrlReady	
DrvUSB_ClrCtrlReadyAndTrigStall	3/4
	346
	346
DrvUSB_GetFreeSRAM	
	347
	347
DrvUSB_IsSelfPowerEnabled	
DrvUSB_EnableRemoteWakeup	
DrvUSB_DisableRemoteWakeup	
DrvUSB_IsRemoteWakeupEnabled	
DrvUSB_SetMaxPower.	350
DrvUSB_GetMaxPower	350
DrvUSB_EnableUSB	351
DrvUSB_GetMaxPower DrvUSB_EnableUSB DrvUSB_DisableUSB DrvUSB PreDispatchWakeupEvent	351
DrvUSB_PreDispatchWakeupEvent	352
DrvUSB_PreDispatchFDTEvent	352
DrvUSB_PreDispatchBusEvent	353
DrvUSB_PreDispatchEPEvent	353
DrvUSB_DispatchWakeupEvent	354
DrvUSB_DispatchMiscEvent	354
DryUSB DispatchEPEvent	355
DrvUSB_CtrlSetupSetAddress	355
Dryl SB CtrlSetiinClearSetFeature \\ (/\.>	356
DrvUSB CtrlSetupGetConfiguration	356
DrvUSB CtrlSetup GetStatus	357
DrvUSB_CtrlSetupGetConfiguration DrvUSB_CtrlSetupGetStatus DrvUSB_CtrlSetupGetInterface DrvUSB_CtrlSetupSetInterface DrvUSB_CtrlSetupSetConfiguration	357
Dry USB CtrlSetupSetInterface	358
DrvUSB_CtrkSetupSetConfiguration	358
DrvUSB_CtrlDataInSetAddress	
DrvUSB_menacpy	359
15. PDMA Driver	361
13. 1 DIVIA DVIVEI	301
	2.1
15.1.PDMA Introduction	361
15.2.PDMA Feature	361
13.2. PDIVIA Feature	301
15.3. Constant Definition	361
15.4. Type Definition	361
E DRVPDMA CHANNEL INDEX	361
E_DRVPDMA_DIRECTION_SELECT	
E_DRVPDMA_TRANSFER_WIDTH	
E DRVPDMA INT ENABLE	
E DRVPDMA_NVI_EVABLE	
E_DRVPDMA_AFB_DEVICE	
E DRVPDMA MODE	363



15.5. Functions		. 363
DrvPDMA Init		363
<del>-</del>		
DrvPDMA_ClearIntFlag		367
DryPDMA_SetCHFor APP Davice		
DIVIDINA_SEICHFOLAF BDEVICE		370
DrvPDMA_SetSourceAddress		371
DrvPDMA_SetDestAddress		
DrvPDMA_DisableInt		372
DIVEDMA_Enablemt	······································	373
DrvPDMA_GetAPBTransferWidth	······································	5 / 5
DrvPDMA_GetCHForAPBDevice		
DryPDMA_GetCurrentDestAddr	(\.\.).\.	
DrvPDMA_GetCurrentSourceAddr		
DrvPDMA_GetRemainTransferCount		377
DrvPDMA_GetInternalBufPointer		377
DrvPDMA_GetSharedBufData		379
DrvPDMA_GetTransferLength		380
DrvPDMA_GetSourceAddress		380
DrvPDMA_GetDestAddress		381
DrvPDMA_InstallCallBack		382
DrvPDMA_IsCHBusy		
DrvPDMA_GetVersion		
DIVI DIVIA_OCT VCISION		504
16. I2S Driver		.386
10. 125 DIIVET	)	JOU
	,)·	•
16.1.I2S Introduction		. 386
16.2.I2S Feature		386
		. 500
16.3. Constant Definition		. 387
		200
16.4. Type Definition		. 388
E_I2S_CHANNEL		388
E_I2S_CHANNEL E_I2S_CALLBACK_TYPE		388
16.5 Macro Functions		
_DRVI2S_READ_RX_FIFO_LEVEL		390
16.6.Functions		. 391
DrvI2S Open		391
DrvI2S_SetBCLKFreq		395



DrvI2S_GetMCLKFreq	395
DrvI2S_SetMCLKFreq	390
DrvI2S_SetChannelZeroCrossDetect	390
DrvI2S_EnableTxDMA	
DrvI2S_DisableTxDMA	
DrvI2S_EnableRxDMA	
DrvI2S_DisableRxDMA	
DrvI2S_EnableTx	
DrvI2S_DisableTx	399
DrvI2S_EnableRx	
DrvI2S_DisableRx	400
DrvI2S_EnableTxMute	
DrvI2S_DisableTxMute	40
DrvI2S_EnableMCLK	
DrvI2S_DisableMCLK	
DrvI2S_ClearTxFIFO	
DrvI2S_ClearRxFIFO	403
DrvI2S_SelectClockSource	$\sim$ 403
DrvI2S_GetSourceClockFreq	
DrvI2S_GetVersion	
17. EBI Driver	400
17.1.EBI Introduction	400
17.2.EBI Feature	406
17.3. Type Definition	407
E_DRVEBI_DATA_WIDTH	
E_DRVEBI_ADDR_WIDTH	40°
E_DRVEBI_MCLKDIV	40^
17.4. APL Functions	408
DrvEBL Open	408
DryEBI_Close	409
DrvEBL SetBusTiming	409
	410
DrvEBI_GetVersion	41
18. Appendix	412
18.1. NuMicro <sup>TM</sup> NUC100 Series Products Selection	Guide412
18.2.PDID Table	414
19. Revision History	416



## 1. Overview

## 1.1. Organization

This document describes the NuMicro<sup>TM</sup> NUC100 series driver reference manual. System-level software developers can use the NuMicro<sup>TM</sup> NUC100 series driver to do the fast application software development, instead of using the register level programming, which can reduce the total development time significantly. In this document, a description, usage and an illustrated example code are provided for each driver application interface. The full driver samples and driver source codes can be found in the BSP (Board Support Package) of the NuMicro<sup>TM</sup> NUC100 series.

This document is organized into several chapters. Chapter L is an overview From Chapter 2 to Chapter 17 are the detailed driver descriptions including the followings: System Driver, UART Driver, Timer Driver, GPIO Driver, ADC Driver, SPI Driver, I2C Driver, RTC Driver, CAN Driver, PWM Driver, PS2 Driver, FMC Driver, USB Driver, PDMA Driver, I2S Driver and EBI Driver.

Finally, for the NuMicro<sup>TM</sup> NUC100 series selection guide and product identity list are described in Appendix.

## 1.2. Relative Documents

User can find the following documents in our website for other relative information.

- NuMicro<sup>TM</sup> NUC100 series Technical Reference Manual (TRM)
- NuMicro<sup>TM</sup> NUC100 series Application Notes

## 1.3. Abbreviations and Glossaries

**ADC** Analog-to-Digital Converter

AHB Advanced High-performance Bus

AMBA Advanced Microcontroller Bus Architecture

**APB** Advanced Peripheral Bus

**BOD** Brown Out Detection

**BUF** Buffer

**CAN** Controller Area Network

CFG Configuration
DSQ Data Sequence



**EBI** External Bus Interface EP **End Point FIFO** First-In-First-Out FLD Float-Detection **FMC** Flash Memory Controller **GPIO** General Purpose Input/Output I2C Inter Integrated Circuit I2S Integrated Interchip Sound LIN Local Interconnect Network Low Voltage Reset LVR **PDID** Product Device Identity Peripheral Direct Memory Access **PDMA** PHY Physical layer **PLL** Phase-Locked Loop **POR** Power On Reset **PWM** Pulse-Width Modulation IBM Personal System/2/ PS/2 Serial Peripheral Interface SPI T<del>og</del>gle < **TOG** Trigger **TRIG** TRM Technical Reference Manual UART Universal Asynchronous Receiver/Transmitter



## 1.4. Data Type Definition

The definition of all basic data types used in our drivers follows the definition of ANSI C and compliant with ARM CMSIS (Cortex Microcontroller Software Interface Standard). The definitions of function-dependent enumeration types are defined in each chapter. The basic data types are listed as follows.

Туре	Definition	Description
int8_t	singed char	8 bits signed integer
int16_t	signed short	16 bits signed integer
int32_t	signed int	32 bits signed integer
uint8_t	unsigned char	8 bits unsigned integer
uint16_t	unsigned short	16 bits unsigned integer
uint32_t	unsigned int	32 bits unsigned integer



## 2. SYS Driver

## 2.1. Introduction


The following functions are included in System Manager and Clock Controller section,

- Product Device ID
- System management registers for chip and module functional reset
- Brown-Out and chip miscellaneous control.
- Clock generator
- System clock and peripherals clock
- Power down mode



## 2.2. Clock Diagram

The clock diagram shows all relative clocks for the whole chip, including system clocks (CPU clock, HCLK, and PCLK) and all peripheral clocks. Here, 12M means the external crystal clock source and it is connected with 12MHz crystal. 22M means internal 22MHz RC clock source and its frequency is 22.1184Mhz with 3% deviation. 32K means the external 32768Hz crystal for RTC purpose. 10K means





## 2.3. Type Definition

## E SYS IP RST

E_SYS_IP_RSI		
Enumeration identifier	Value	Description
E_SYS_GPIO_RST	1	GPIO reset
E_SYS_TMR0_RST	2	Timer0 reset
E_SYS_TMR1_RST	3	Timer1 reset
E_SYS_TMR2_RST	4	Timer2 reset
E_SYS_TMR3_RST	5	Timer3 reset
E_SYS_I2C0_RST	8	I2C0 reset
E_SYS_I2C1_RST	9	I2C1 reset
E_SYS_SPI0_RST	12	SPI0 reset
E_SYS_SPI1_RST	13	SPI1 reset
E_SYS_SPI2_RST	14	SP(2 reset
E_SYS_SPI3_RST	15 🔾	SPI3 reset
E_SYS_UART0_RST	16	UARTO reset
E_SYS_UART1_RST	17/	VART1 reset
E_SYS_UART2_RST	18	UART2 reset
E_SYS_PWM03_RST <	<b>20</b>	PWM0-3 reset
E_SYS_PWM47_RST	21/	PWM4-7 reset
E_SYS_ACMP_RST	22	Analog Comparator reset
E_SYS_P82_RST	× 23	PS2-reset
E_SYS_CANO_RST	⟨24 \	CAN0 reset
E_SYS_USBD_RST		USB device reset
E SYS ADC RST	<b>\</b> 28\	ADC reset
E_SYS_128_R\$T	29	I2S reset
E_SYS_PDMA_RST	32	PDMA reset
E SYS EBI RST	33	EBI reset

## E\_SYS\_IP\_CLK

Enumeration identifier	Value	Description
E_SYS_WDT_CLK	0	Watch Dog Timer clock enable control
E_SYS_RTC_CLK	1	RTC clock enable control
E_SYS_TMR0_CLK	2	Timer0 clock enable control
E_SYS_TMR1_CLK	3	Timer1 clock enable control
E_SYS_TMR2_CLK	4	Timer2 clock enable control
E_SYS_TMR3_CLK	5	Timer3 clock enable control
E_SYS_FDIV_CLK	6	Clock Divider clock enable control
E_SYS_I2C0_CLK	8	I2C0 clock enable control



E_SYS_I2C1_CLK	9	I2C1 clock enable control
E_SYS_SPI0_CLK	12	SPI0 clock enable control
E_SYS_SPI1_CLK	13	SPI1 clock enable control
E_SYS_SPI2_CLK	14	SPI2 clock enable control
E_SYS_SPI3_CLK	15	SPI3 clock enable control
E_SYS_UART0_CLK	16	UART0 clock enable control
E_SYS_UART1_CLK	17	UART1 clock enable control
E_SYS_UART2_CLK	18	UART2 clock enable control
E_SYS_PWM01_CLK	20	PWM01 clock enable control
E_SYS_PWM23_CLK	21	PWM23 clock enable control
E_SYS_PWM45_CLK	22	PWM45 clock enable control
E_SYS_PWM67_CLK	23	PWM67 clock enable control
E_SYS_CAN0_CLK	24	CANO clock enable control
E_SYS_USBD_CLK	27	USB device clock enable control
E_SYS_ADC_CLK	28	ADC clock enable control
E_SYS_I2S_CLK	29	J2S clock enable control
E_SYS_ACMP_CLK	30	Analog Comparator clock enable control
E_SYS_PS2_CLK	31 💢	PS2 clock enable control
E_SYS_PDMA_CLK	33	PDMA-elock enable control
E_SYS_ISP_CLK	34//	Flash ISP controller clock enable control
E_SYS_EBI_CLK	35	EBI clock enable control

# E\_SYS\_PLL\_CLKSRC

Enumeration identifier	Value Description
E_SYS_EXTERNAL_12M	0 PLL source clock is from external 12MHz
E_SYS_INTERNAL_22M	RLL source clock is from internal 22MHz

## ESYS IP DIV

Enumeration identifier	Value	Description
E_SYS_ADC_DIV	0	ADC source clock divider setting
E_SYS_ŬART_DIV	1	UART source clock divider setting
E_SYS_USB_DIV	2	USB source clock divider setting
E_SYS_HCLK_DIV	3	HCLK source clock divider setting

## E\_SYS\_IP\_CLKSRC

Enumeration identifier	Value	Description
E_SYS_WDT_CLKSRC	0	Watch Dog Timer clock source setting
E_SYS_ADC_CLKSRC	1	ADC clock source setting
E_SYS_TMR0_CLKSRC	2	Timer0 clock source setting
E_SYS_TMR1_CLKSRC	3	Timer1 clock source setting



E_SYS_TMR2_CLKSRC	4	Timer2 clock source setting
E_SYS_TMR3_CLKSRC	5	Timer3 clock source setting
E_SYS_UART_CLKSRC	6	UART clock source setting
E_SYS_PWM01_CLKSRC	7	PWM01 clock source setting
E_SYS_PWM23_CLKSRC	8	PWM23 clock source setting
E_SYS_I2S_CLKSRC	9	I2S clock source setting
E_SYS_FRQDIV_CLKSRC	10	Frequency divider output clock source setting
E_SYS_PWM45_CLKSRC	11	PWM45 clock source setting
E_SYS_PWM67_CLKSRC	12	PWM67 clock source setting

### E\_SYS\_CHIP\_CLKSRC

Enumeration identifier	Value	Description
E_SYS_XTL12M	0	Select External 12M Crystal
E_SYS_XTL32K	1	Select External 32K Crystal
E_SYS_OSC22M	2	Select Internal 22M Oscillator
E_SYS_OSC10K	3 _	Select Internal 10K Oscillator
E_SYS_PLL	4	Select PL1 clock

### E\_SYS\_PD\_TYPE

Enumeration identifier Value	Description
E_SYS_IMMEDIATE 0	Enter power down immediately
E_SYS_WAIT_FOR_CPU 1	Enter power down wait CPU sleep command

## 2.4. Functions

## DrvSYS\_ReadProductID

**Prototype** 

 $uint 32\_t\ DrvSYS\_ReadProductID\ (void);$ 

#### **Description**

To read product device identity. The Product Device ID is depended on Chip part number. Please refer to PDID Table of Appendix in details.

#### **Parameter**

None

#### Include

Driver/DrvSYS.h



#### **Return Value**

Product Device ID

#### Example

uint32\_t u32data;

u32data = DrvSYS\_ReadProductID ();

/\* Read Product Pevice ID \*/

#### DrvSYS\_GetResetSource

#### **Prototype**

uint32\_t DrvSYS\_GetResetSource (void);

#### **Description**

To identify reset source from last operation The corresponding reset source bits are listed in Register 'RSTSRC' of TRM in details.

Bit Number	Descri ion
Bit 0	I were no set
Bit 1	RLS TA
Bit 2	w tch log 1 mer
Bit 3	Low Voltage Reset
Bi	I own out Detector Research
Bi 5	Co. M0 Ke ne k set
Bit	eserved
it 7	∠PU Resut

#### Paral eter

None

#### nclude

Driver/DrySY 3.4

#### Return Valu

The value in RSTSRC register.

#### Example

uint32\_t u32data;

u32data = DrvSYS\_GetResetSource ();

/\* Get reset source from last operation \*/

#### DrvSYS\_ClearResetSource

#### **Prototype**

uint32\_t DrvSYS\_ClearResetSource (uint32\_t u32Src);

#### **Description**



Clear reset source by writing a '1'.

#### **Parameter**

#### u32Src [in]

The corresponding bit of reset source.

#### Include

Driver/DrvSYS.h

#### **Return Value**

0 Succeed

#### **Example**

#### DrvSYS\_ResetIP

#### **Prototype**

void DrvSYS\_Res\_ar E\_S\_YS\_h\_rST els\_Pst);

#### **Description**

To reset IPC1cle de PIO, Timer0, Timer1, Timer2, Timer3, I2C0, I2C1, SPI0, SPI1, SPI2, SECULAR 10, U. RT1, JART2, WM3, FWM47, ACMP, PS2, CAN0, USBD, ADC, I2S, DMA, and RI.

#### Note'

Please Library that the Register Write-Protection function has been unlocked before using this API to reset PLWL or EBI. User can check the status of the Register Write-Protection function with Discussion ProtectedRegLocked ().

#### Pagmeter

#### eIpR

Enumeration for IP reset, reference the E\_SYS\_IP\_RST of Section 2.3.

#### Include

Driver/DrvSYS.h

#### **Return Value**

None

#### **Example**

DrvSYS\_ResetIP (E\_SYS\_I2C0\_RST); /\* Reset I2C0 \*/
DrvSYS\_ResetIP (E\_SYS\_SPI0\_RST); /\* Reset SPI0 \*/
DrvSYS\_ResetIP (E\_SYS\_UART0\_RST); /\* Reset UART0 \*/



#### DrvSYS\_ResetCPU

#### **Prototype**

void DrvSYS\_ResetCPU (void);

#### **Description**

To reset CPU. Software will set CPU\_RST (IPRSTC1 [1]) to reset Cortex-M0 CPU kernel and Flash memory controller (FMC).

#### Note

Please make sure that the Register Write-Protect on function has een allocked before using this API. User can check the status of the Register Vrite-Protection function with <a href="https://doi.org/10.1007/journal.com/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameter**

None

#### Include

Driver/DrvSYS.h

#### **Return Value**

None

#### **Example**

vs 13\_Re etCPe /\* R set SPe and FMC \*/

#### DrySYS\_ResetC ip

#### Prototype

void DrvSY. Resetchip (void);

#### Description

To reset where chip, including Cortex-M0 CPU kernel and all peripherals.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with <a href="https://doi.org/10.1007/journal.org/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameter**

None

#### Include

Driver/DrvSYS.h

#### **Return Value**



None

#### Example

DrvSYS\_ResetChip ( ); /\* Reset whole chip \*/

#### **DrvSYS SelectBODVolt**

#### **Prototype**

void DrvSYS\_SelectBODVolt (uint8\_t u8Volt);

#### **Description**

To select Brown-Out threshold voltage.

#### Note

Please make sure that the Register Wrk—Protection function has been unlocked before using this API. User can check the status of the Legister Write-Protection function with <a href="https://doi.org/10.1007/journal.com/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameter**

u8Volt [in]

3: 4.5V, 2: 3.8V 1: 2 \ 0: \ V

#### Include

D Dr. YS.I.

#### Return Value

VOV

#### ample

DrvSYS\_SelectAOB Volt (0); /\* Set Brown-Out Detector voltage 2.2V \*/
DrvSYS\_SelectBODVolt (1); /\* Set Brown-Out Detector voltage 2.7V \*/
DrvSYS\_SelectBODVolt (2); /\* Set Brown-Out Detector voltage 3.8V \*/

### DrvSYS\_SetBODFunction

#### **Prototype**

void DrvSYS\_SetBODFunction (int32\_t i32Enable, int32\_t i32Flag, BOD\_CALLBACK bodcallbackFn);

### Description

To enable Brown-out detector and select Brown-out reset function or interrupt function. If Brown-Out interrupt function is selected, this will install call back function for BOD interrupt handler. When the voltage of AVDD Pin is lower than selected Brown-Out threshold voltage, Brown-out detector will reset chip or assert an interrupt. User can use DrvSYS\_SelectBODVolt() to select Brown-Out threshold voltage.



#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ( ).

#### **Parameter**

#### i32Enable [in]

1: enable, 0: disable

#### i32Flag [in]

1: enable Brown-out reset function, 0: enable Brown out in art. Canction

#### bodcallbackFn [in]

Install Brown-Out call back function when interrue function is enabled.

#### Include

Driver/DrvSYS.h

#### **Return Value**

None

#### **Example**

/\* Enable Brove - Cat Defector, select Brown-Qualiterrupt function and install callback function 'BQD, Cal' ack I.

 $S_S$ , SOD and SOD CallbackFn);

Enable Brown Out Detector and sele it Brown-Out reset function \*/

Dr SYS\_Set\_ODFunction (1, 1, MULL);

/\* Disab. Jown-Out Detector \*

DrvSYS SetBONFt reson (0, 0, NULL);

### Dr SYS\_EnableBCDLowPowerMode

#### **Prototype**

void DrvSYS\_EnableBODLowPowerMode (void);

#### **Description**

To enable Brown-out Detector low power mode. The Brown-Out Detector consumes about 100uA in normal mode, the low power mode can reduce the current to about 1/10 but slow the Brown-Out Detector response.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with <a href="https://doi.org/10.1007/journal.org/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameter**



None

#### Include

Driver/DrvSYS.h

#### **Return Value**

None

#### **Example**

DrvSYS\_EnableBODLowPowerMode ( ); /\* Enable Prov. -Ou low ower mode \*/

### DrvSYS\_DisableBODLowPowerMode

#### **Prototype**

void DrvSYS\_DisableBODLowPollerM (void);

#### **Description**

To disable Brown-out Ditector ow, wer mode.

#### Note

Please make sure that the Legister Protection function has been unlocked before using this API. User at the beck nest case of the Legister Prite-Protection function with DrvSYS\_IsProtected Legister 1 d ().

#### Par nete

one

#### Include

Driver/DrvSYS.h

#### **Seturn Value**

None

#### **Example**

DrvSYS\_DisableBODLowPowerMode ( ); /\* Disable Brown-Out low power mode \*/

### DrvSYS\_EnableLowVoltReset

#### **Prototype**

void DrvSYS\_EnableLowVoltReset (void);

#### **Description**

To enable low voltage reset function reset the chip when input voltage is lower than LVR circuit. The typical threshold is 2.0V. The characteristics of LVR threshold voltage is shown in Electrical Characteristics Section of TRM.



#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ( ).

#### **Parameter**

None

#### Include

Driver/DrvSYS.h

#### **Return Value**

None

#### **Example**

DrvSYS\_EnableLowVoltRst(); /\* Enable lo voltage rese function \*

#### DrvSYS DisableLowVoltRes

#### **Prototype**

void DrvSYS Dis ble Vox eset (void

#### **Description**

To ble w vo age r set function

#### Not

Please make the that the Register-Write-Protection function has been unlocked before using this All 11 can check the status of the Register Write-Protection function with DrvSYS\_IsProtect\_UR\_gLocked ().

#### Parameter

None

#### Include

Driver/DrvSYS.h

#### **Return Value**

None

#### **Example**

DrvSYS\_DisableLowVoltRst ( ); /\* Disable low voltage reset function \*/

#### DrvSYS\_GetBODState

#### **Prototype**

uint32\_t DrvSYS\_GetBODState (void);



#### Description

To get Brown-out Detector state.

#### **Parameter**

None

#### Include

Driver/DrvSYS.h

#### **Return Value**

1: the detected voltage is lower than BOD three dd voltage

0: the detected voltage is higher than BOD threshold oltage.

#### Example

uint32\_t u32flag;

/\* Get Brown-out state if Brown-out detect s function is end led \*/

u32flag = DrvSYS\_GetRODS te (

### DrvSYS\_EnableTempe a ure Senso

#### **Prototype**

void Dr. Y. F. abl Temperature ens r (d):

#### Des ription

Thenable tell perature sensor function

#### Parameter

None

#### h slude

Driver/Lys YS h

#### Return Value

None

#### **Example**

DrvSYS\_EnableTemperatureSensor (); /\* Enable temperature sensor function \*/

#### DrvSYS\_DisableTemperatureSensor

#### **Prototype**

void DrvSYS\_DisableTemperatureSensor (void);

#### **Description**



To disable temperature sensor function.

#### **Parameters**

None

#### Include

Driver/DrvSYS.h

#### **Return Value**

None

#### **Example**

DrvSYS\_DisableTemperatureSensor();

/\* Disable emperature sensor function \*/

### DrvSYS\_UnlockProtectedReg

#### **Prototype**

int32\_t DrvSYS\_UnlockProjecte keg (void);

#### **Description**

To unlock the protected remembers. The of the system control registers need to be protected to avoid inadverted usite and distrib the chip open tion. These system control registers are locked after the power on sect. If use mean to nodify these registers, user must UNLOCK them. These produced registers are listed in Register 'REGWRPROT' of System Manager faction of 'R M in later's.

#### Para neters

None

#### nclude

Driver/DrvS 18 h

#### Return <u>V</u>ak

) Street

<0 Failed

#### Example

int32\_t i32ret;

/\* Unlock protected registers \*/

i32ret = DrvSYS\_UnlockProtectedReg ();

#### DrvSYS\_LockProtectedReg

#### **Prototype**

int32\_t DrvSYS\_LockProtectedReg (void);



#### **Description**

To re-lock the protected registers. Recommend user to re-lock the protected register after modifying these registers

#### **Parameters**

None

#### Include

Driver/DrvSYS.h

#### **Return Value**

- 0 Succeed
- <0 Failed

#### **Example**

```
int32_t i32ret;
```

/\* Lock protected registers \*/

i32ret = DrvSYS\_LockPr te R ( )

## DrvSYS\_IsProtectedFegL\_ske

#### **Prototype**

rvS i IsProtectedR grocked (void)

#### **Description**

To seek the rotected registers are locked or not.

#### rameters

None

#### Include

Driver/No.S.S.h

#### **Return Value**

- 1: The Protected Registers are unlocked.
- 0: The Protected Registers are locked.

#### Example

int32\_t i32flag;

/\* Check the protected registers are unlocked or not \*/

i32flag = DrvSYS\_IsProtectedRegLocked ();

If (i32flag)

/\* do something for unlock \*/



else

/\* do something for lock \*/

#### DrvSYS\_EnablePOR

#### **Prototype**

void DrvSYS\_EnablePOR (void);

#### **Description**

To re-enable power-on-reset control.

#### Note

Please make sure that the Register Write Protection function has been unlocked before using this API. User can check the status of the Rigister Write-Protection function with <a href="https://doi.org/10.1007/journal.com/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameters**

None

#### Include

Driver/DrvSYS.h

#### **Return Value**

Example

Dry YS\_EnallePOR ( ), Enable power-on-reset control \*/

#### YS DisablePS

#### Partotype 1

#### **Description**

To disable power-on-reset control. When power on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again. User can disable the POR control circuit for this condition.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ( ).

#### **Parameters**

None



#### Include

Driver/DrvSYS.h

#### **Return Value**

None

# **Example**

DrvSYS\_DisablePOR ( ); /\* Disable power-on-reset control

# DrvSYS\_SetIPClock

# **Prototype**

void DrvSYS\_SetIPClock (E\_SY! IP\_ LK eIpClk, in 2\_t i32Enable);

# **Description**

To enable or disable IP clock in the Watch & Timer PTC, Timer I, Timer I, Timer 2, Timer 3, I2C0, I2C1, SPI0, SPI0, SPI3, UARTO, UARTO, UARTO, VART2, PWM01, PWM23, PWM45, PWM67, CANO SSB VADO I2S, ACM , PS2, PUMA, EBI, Flash ISP controller and Frequency Divider Output

#### Note

Please make sue the the legister Write Please on function has been unlocked before using this API to make or disable the clock of Water Dog Timer. User can check the status of the Legister White-Production with https://www.history.com/production/production/with.html.

#### Parameter

eIn() [in

Enumeration 1 r IP clock, reference the E\_SYS\_IP\_CLK of Section 2.3.

## i32Enable [in]

1: em br V: d sable

#### Include

Driver/DrvŠYS.h

# **Return Value**

None

# **Example**

```
DrvSYS_SetIPClock (E_SYS_I2C0_CLK, 1); /* Enable I2C0 engine clock */
DrvSYS_SetIPClock (E_SYS_I2C0_CLK, 0); /* Disable I2C0 engine clock */
DrvSYS_SetIPClock (E_SYS_SPI0_CLK, 1); /* Enable SPI0 engine clock */
DrvSYS_SetIPClock (E_SYS_SPI0_CLK, 0); /* Disable SPI0 engine clock */
DrvSYS_SetIPClock (E_SYS_TMR0_CLK, 1); /* Enable TIMER0 engine clock */
```



DrvSYS\_SetIPClock (E\_SYS\_TMR0\_CLK, 0); /\* Disable TIMER0 engine clock \*/

# DrvSYS\_SelectHCLKSource

# **Prototype**

int32\_t DrvSYS\_SelectHCLKSource (uint8\_t u8ClkSrcSel);

# **Description**

To select HCLK clock source from external 12M systal cock external 2K crystal clock, PLL clock, internal 10K oscillator clock, or internal 22M scillator clock. Please refer to the Clock Diagram for HCLK usage in details.

#### Note

Please make sure that the Register W. te-Protection function has been unlocked before using this API. User can check the status of the Legist Write-Protection function with <a href="https://doi.org/10.1007/journal.com/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameter**

## u8ClkSrcSel [in]

- 0: External 12M clock
- 1: External clo
- 2: PLICald k
- 5. Inter al 10.
- 7: Internal XM clock

#### Include

Driver/DrvSYS.h

#### Return Value

Surce

< 0 It con ect parameter

### **Example**

DrvSYS\_SelectHCLKSource (0); /\* Change HCLK clock source to be external 12M \*/

DrvSYS\_SelectHCLKSource (2); /\* Change HCLK clock source to be PLL \*/

# DrvSYS\_SelectSysTickSource

# **Prototype**

int32 t DrvSYS SelectSysTickSource (uint8 t u8ClkSrcSel);

#### **Description**



To select Cortex-M0 SysTick clock source from external 12M crystal clock, external 32K crystal clock, external 12M crystal clock/2, HCLK/2, or internal 22M oscillator clock/2. The SysTick timer is a standard timer included by Cortex-M0.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with <a href="https://doi.org/10.1007/journal.org/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameter**

### u8ClkSrcSel [in]

- 0: External 12M clock
- 1: External 32K clock
- 2: External 12M clock / 2
- 3: HCLK / 2
- 7: Internal 22M clock / 2

#### Include

Driver/DrvSYS.h

#### **Return Value**

- 0 Succe

#### Example

Dr SYS\_Sele tSysTickSource (3): /\* Change SysTick clock source to be external 12M \*/
DrvSYS\_LectSysTickSource (3): /\* Change SysTick clock source to be HCLK / 2 \*/

# Prv YS\_SelectIRC och Source

#### **Prototype**

int32\_t DrvSYS\_SelectIPClockSource (E\_SYS\_IP\_CLKSRC eIpClkSrc, uint8\_t u8ClkSrcSel);

#### **Description**

To select IP clock source include Watch Dog Timer, ADC, Timer 0~3, UART, PWM01, PWM23, PWM45, PWM67, I2S and Frequency Divider Output. Please refer to the Clock Diagram for IP clock source. The settings of IP's corresponding clock source are listed in Registers 'CLKSEL1' and 'CLKSEL2' of TRM in details.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API to select the clock source of Watch Dog Timer. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ().



#### **Parameter**

# eIpClkSrc [in]

E\_SYS\_WDT\_CLKSRC / E\_SYS\_ADC\_CLKSRC / E\_SYS\_TMR0\_CLKSRC E\_SYS\_TMR1\_CLKSRC / E\_SYS\_TMR2\_CLKSRC / E\_SYS\_TMR3\_CLKSRC E\_SYS\_UART\_CLKSRC / E\_SYS\_PWM01\_CLKSRC / E\_SYS\_PWM23\_CLKSRC E\_SYS\_PWM45\_CLKSRC / E\_SYS\_PWM67\_CLKSRC / I\_SYS\_FRQDIV\_CLKSRC E\_SYS\_I2S\_CLKSRC.

# u8ClkSrcSel [in]

IP's corresponding clock source.

u8ClkSrcSel	0	1	2	3	7
Watch Dog Timer	Reserved	Ext. 32K (*)	HALV/2048	Interval 10K	X
ADC	External 12M	PLL	Herk	Internal 27 m	X
Timer	External 12M	External 32K	HCL	Reserved	Internal 22M
UART	External 12M	NJ.	Reserved	Leternal 28M	X
PWM	External 12M	External VK	CLK	Aternal 22M	X
Frequency Divider Output	External 12M	External 2K	HCFK	Internal 22M	X
I2S	External 21	Phi	HALL	Internal 22M	X

#### Not (\*)

Only N-Mhr o<sup>TM</sup> NUCl (0xxx). Series (Ex. NUCl 40VE3CN) support External 32 KHz Cr<sub>2</sub> tal as Wat in Nog Ti der clock source and HCLK as ADC clock source. Please 1 Ser to cuMicro<sup>TM</sup> NUCl (0) Series Products Selection Guide of Appendix in details.

# nclude

Driver/DryS N. h

#### Return Valve

- 0 Si ceed
- < 0 Incorrect parameter

### **Example**

/\* Select ADC clock source from 12M \*/

DrvSYS\_SelectIPClockSource (E\_SYS\_ADC\_CLKSRC, 0x00);

/\* Select TIMER0 clock source from HCLK \*/

DrvSYS\_SelectIPClockSource (E\_SYS\_TMR0\_CLKSRC, 0x02);

/\* Select I2S clock source from HCLK \*/

DrvSYS\_SelectIPClockSource (E\_SYS\_I2S\_CLKSRC, 0x02);



# DrvSYS\_SetClockDivider

## **Prototype**

int32\_t DrvSYS\_SetClockDivider (E\_SYS\_IP\_DIV eIpDiv, int32\_t i32value);

#### **Description**

To set IP engine clock divide number from IP clock source.

The IP clock frequency is calculated by:

IP clock source frequency / (i32value + 1

### **Parameter**

### eIpDiv [in]

E\_SYS\_ADC\_DIV / E\_SYS\_U/ ... DIV / E\_SYS\_\SB\_DIV / E\_SYS\_\HCLK\_DIV

# i32value [in]

Divide number.

HCLK, USB, UART: 0~

ADC: 0~255

#### Include

Driver/DrvSYS

# Return Value

Succe 3d

Inco rect parameter

# Example

/\* Set ADC clock dr. Xxx number 0x01; ADC clock = ADC source clock / (1+1) \*/

DrvSYS\_SetCockDivider (E\_SYS\_ADC\_DIV, 0x01);

\* Set UAAT cx xk divide number 0x02; UART clock = UART source clock / (2+1) \*/

DrvSYS\_\_et\_lockDivider (E\_SYS\_UART\_DIV, 0x02);

/\* Set HCLK clock divide number 0x03; HCLK clock = HCLK source clock / (3+1) \*/

DrvSYS\_SetIPClockSource (E\_SYS\_HCLK\_DIV, 0x03);

# DrvSYS\_SetOscCtrl

# **Prototype**

int32\_t DrvSYS\_SetOscCtrl (E\_SYS\_CHIP\_CLKSRC eClkSrc, int32\_t i32Enable);

## **Description**

To enable or disable internal oscillator and external crystal include internal 10K and 22M oscillator, or external 32K and 12M crystal.



#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ().

#### **Parameter**

eOscCtrl [in]

#### i32Enable [in]

1: enable, 0: disable

#### Include

Driver/DrvSYS.h

# **Return Value**

- 0 Succeed
- < 0 Incorrect parameter

# Example

DrvSYS\_SetOscCtrl E\_S S\_X \( \)2M, 1);

\* Enable external 12M \*/

DrvSYS\_SetO Ct. (E\_ YS\_ ML12M, ()

Disable external 12M \*/

### DrvSYS Sc PowerD we Waket par

#### **Proft** ype

void PrvS' 3\_SetPowel Pow WakeUpInt (int32\_t i32Enable, PWRWU\_CALLBACK pdwucalbaekFn, int33\_t i32cnWUDelay);

#### Description

To enable of that, power down wake up interrupt function, and install its callback function if power to an wake up is enable, and enable clock cycles delay to wait the system clock stable. The delayed clock cycle is 4096 clock cycles when chip work at external 4~24 MHz crystal, or 256 clock cycles when chip work at internal 22.1184 MHz oscillator. The power down wake up interrupt will occur when GPIO, USB, UART, WDT, CAN, ACMP, BOD or RTC wakeup.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with <a href="https://doi.org/10.1007/journal.org/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameter**

#### i32Enable [in]

1: enable, 0: disable

pdwucallbackFn [in]



Install power down wake up call back function when interrupt function is enabled.

#### i32enWUDelay [in]

1: enable clock cycles delay, 0: disable clock cycles delay

#### Include

Driver/DrvSYS.h

#### **Return Value**

None

# **Example**

/\* Enable Power down Wake up Interrupt function, A stall call ack function 'PWRWU\_CallbackFn', and enable clock cycles delay

DrvSYS\_SetPowerDownWakeUpInt 1, PVRWU\_CallbackFn, 1);

/\* Disable Power down Wake up Interrupt unch 1, and uninst II allback function \*/

DrvSYS\_SetPowerDownWakeUpInt (0, NU.

# DrvSYS EnterPowerDow

#### **Prototype**

void DrvSY\_En\_rP wer own (E\_S\S\_PD\_rYPE ePDType);

# Desc

o enter system power down mode (nn ediately or after CPU enters sleep mode. When chip enters power low) mode, the DO 12M crystal, and 22M oscillator will be disabled. Please refer to Application Note AN 100 \_EN\_Power\_Management, for application.

#### te

Please make sure that the Register Write-Protection function has been unlocked before using this API. User that check the status of the Register Write-Protection function with DrvSYS I. ProvitedRegLocked ().

#### **Parameter**

### ePDType [in]

E\_SYS\_IMMEDIATE: Chip enters power down mode immediately.

E\_SYS\_WAIT\_FOR\_CPU: Chip keeps active till the CPU sleep mode is also active and then the chip enters power down mode.

#### Include

Driver/DrvSYS.h

# **Return Value**

None

## **Example**



```
/* Chip enter power mode immediately */
DrvSYS_EnterPowerDown (E_SYS_ IMMEDIATE);
/* Wait for CPU enters sleep mode, then Chip enter power mode */
DrvSYS_EnterPowerDown (E_SYS_WAIT_FOR_CPU);
```

# DrvSYS\_SelectPLLSource

# **Prototype**

void DrvSYS\_SelectPLLSource (E\_SYS\_PLL\_CLKSCC\_PllS\_t);

# **Description**

To select PLL clock source include 22M oscillator and 2M crystal.

#### **Parameter**

ePllSrc [in]

E\_SYS\_EXTERNAL\_12M SYS\_IN NAL 23N

#### Include

Driver/DrvSYS.h

# **Return Value**

None

# Example

/ Select PLL clock source from 12 M \*

DrvS S Se ctPLLSource (E\_SYS\_EXTERNAL\_12M);

/\* Select PLL clocks ource from 22M \*

DrvSYS\_ Select?LLSource (E\_SYS\_INTERNAL\_22M);

# DrySYS\_SetR Mode

# **Prototype**

void DrvSYS\_SetPLLMode (int32\_t i32Flag);

# **Description**

To set PLL operate in power down mode or normal mode.

# **Parameter**

#### i32Flag [in]

1: PLL is in power down mode.

0: PLL is in normal mode.

#### Include



Driver/DrvSYS.h

#### **Return Value**

None

# **Example**

/\* Enable PLL power down mode, PLL operates in power down mod

DrvSYS\_SetPLLMode (1);

/\* Disable PLL power down mode, PLL operates in normal tode

DrvSYS\_SetPLLMode (0);

# DrvSYS\_GetExtClockFreq

# **Prototype**

uint32\_t DrvSYS\_GetExtClockFreq (void

# **Description**

To get external crystal close free sincy. The unit is in Hz.

#### **Parameter**

None

# **Include**

river/DrvS \ \ h

#### Retur. Value

The exact crystal clock frequency

# Example

uint32 t u33ch cl

# DrvSYS\_GetPLLContent

# **Prototype**

uint32\_t DrvSYS\_GetPLLContent(E\_SYS\_PLL\_CLKSRC ePIlSrc, uint32\_t u32PllClk);

# **Description**

To calculate the nearest PLL frequency to fit the target PLL frequency that is defined by u32PllClk.

# **Parameter**

ePllSrc [in]

E\_SYS\_EXTERNAL\_12M / E\_SYS\_INTERNAL\_22M



# u32PllClk [in]

The target PLL clock frequency. The unit is in Hz. The range of u32PllClk is 25MHz~200MHz.

#### Include

Driver/DrvSYS.h

#### **Return Value**

The PLL control register setting.

# **Example**

uint32\_t u32PllCr;

/\* Get PLL control register setting for target PLL clock OMHz

u32PIlCr = DrvSYS\_GetPLLContent\_E\_S\_S\_EXTERNAL\_12M, 50000000);

# DrvSYS\_SetPLLContent

### **Prototype**

void DrvSYS\_SetPLI\_Cont. at (u. \*32 t u32PllCont. at):

# Description

To set PLL settings (Server as Server as Dry AS\_Set) LLContent () to get proper PLL setting and use DrySX \_GeV\_LChckFreq () to get actual PLL clock frequency.

#### Par meter

us PllConte t [in]

The Pregister setting for the target PLL clock frequency.

# Include

Driver/Dry SY.

#### Return Volum

None

# **Example**

uint32\_t u32PllCr;

/\* Get PLL control register setting for target PLL clock 50MHz \*/

u32PllCr = DrvSYS\_GetPLLContent (E\_DRVSYS\_EXTERNAL\_12M, 50000000);

/\* Set PLL control register setting to get nearest PLL clock \*/

DrvSYS\_SetPLLContent (u32PllCr);

# DrvSYS\_GetPLLClockFreq

#### **Prototype**



```
uint32_t DrvSYS_GetPLLClockFreq (void);
```

# **Description**

To get PLL clock output frequency.

# **Parameter**

None

#### Include

Driver/DrvSYS.h

# **Return Value**

The PLL clock output frequency in Hz

# Example

uint32\_t u32clock;

# DrvSYS\_GetHCLKFreq

# **Prototype**

uint32\_t Dr 5YS. Ge ICI Afreq (void,

#### Desc

o get HCLK tock frequency

#### Parame er

None

# Include

Driver/Dr S XS h

#### Return Val

The HCLK clock frequency in Hz

# Example

uint32\_t u32clock;

 $u32 clock = DrvSYS\_GetHCLKFreq~(~); \qquad /*~Get~current~HCLK~clock~*/$ 

# DrvSYS\_Open

# **Prototype**

int32\_t DrvSYS\_Open (uint32\_t u32Hclk);

# **Description**



To configure the PLL setting according to the PLL source clock and target HCLK clock. Due to hardware limitation, the actual HCLK clock may be different to target HCLK clock.

The DrvSYS GetPLLClockFreq ( ) could be used to get actual PLL clock.

The DrvSYS\_GetHCLKFreq ( ) could be used to get actual HCLK clock.

The DrvSYS\_SetClockDivider ( ) could be used to get lower HCLK clock.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ().

#### **Parameter**

u32Hclk [in]

The target HCLK clock frequency The unit is in Hz. The range of u32Hclk is 25MHz~50MHz.

#### Include

Driver/DrvSYS.h

#### **Return Value**

E SUCCESS

E\_DRVSYS\_ERR\_OUT\_OF\_RANGE

E DRVSYS ERR REG PROTECTED

Succeed '

The clock setting is out of range

The Write Protection function is enabled

#### Example

/\* Set PLL clock 50MHz and switch HCLK source clock to PLL \*/

DrvSYS\_Open (50000000);

# DrvSYS\_SetFreqDividerOutput

#### Prototype

int32\_t DrvSYS\_SetFreqDividerOutput (int32\_t i32Flag, uint8\_t u8Divider);

# Description

NUC100 Series support to monitor clock source frequency by CLKO output pin. This function is used to enable or disable frequency clock output and set its divider number. The

formula of output frequency is  $F_{out} = \frac{F_{in}}{2^{N+1}}$ , where  $F_{in}$  is the input clock frequency,

 $F_{out}$  is the frequency of divider output clock, and N is a 4-bit value.

To monitor the clock source frequency, we can use this function to enable clock output function. However, we still need to set CLKO as output pin by GPIO multi-function selection to output the clock to output pin of NUC100 series.



#### **Parameter**

#### i32Flag [in]

1: enable; 0: disable.

# u8Divider [in]

The divider number of output frequency. The value is  $0\sim15$ 

#### Include

Driver/DrvSYS.h

#### **Return Value**

- 0 Succeed
- <0 Incorrect parameter

## **Example**

/\* Enable frequency clock output and set it divide number 2

The output frequency = input  $c = 2^{2}(2+1)$ 

DrvSYS\_SetFreqDivider( 2)

/\* Disable frequency out ut

DrvSYS\_SetFreqDiv.ler(1), ut (0,0)

# DrvSYS EnableHit Performance Mode

#### Prootype

vol DrvS S Enable in Perfo manceMode (void);

# Description

To enable chip tigh here rmance mode. When this function is enable, internal RAM and GPIO access the working with zero wait state.

#### Note:

Only Devisity series support this function. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix in details.

# Note 2

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ( ).

#### **Parameter**

None

#### Include

Driver/DrvSYS.h



#### **Return Value**

None

# **Example**

/\* Enable high performance mode \*/

DrvSYS\_EnableHighPerformanceMode ( );

# DrvSYS\_DisableHighPerformanceMode

## **Prototype**

void DrvSYS\_DisableHighPerformanceM\_de\_\oid)

## **Description**

To disable chip high performance more.

#### Note 1

Only Low Density series support his function. Dease refer to Nun icro TM NUC100 Series Products Selection Guida of Alberd 2 in details.

#### Note 2

Please make sure that the Levister Protection function has been unlocked before using this API. User on beck me stars of the legisles Virte-Protection function with DrvSYS\_IsProtected legisles (d.).

#### Par dete

one

#### Include

Driver/DrvSYS.h

#### Return Value

None

#### Example

/\* Disable high performance mode \*/

 $DrvSYS\_Disable High Performance Mode\ (\ );$ 

# DrvSYS\_Delay

# **Prototype**

void DrvSYS\_Delay (uint32\_t us);

# **Description**

Use the SysTick timer of Cortex-M0 to generate the delay time and the unit is in us. The SysTick clock source is default to be from HCLK clock. If the SysTick clock source is changed by user, the delay time may be not correct.



#### **Parameter**

us [in]

Delay time. The maximal delay time is 335000 us.

#### Include

Driver/DrvSYS.h

#### **Return Value**

None

# Example

DrvSYS\_Delay (5000); /\* Delay 5000us \*/

# DrvSYS\_GetChipClockSourceStates

# **Prototype**

int32\_t DrvSYS\_GetChipCockS\_arceStatus (E\_SYS\_CH-P\_CLKSRC eClkSrc);

# **Description**

To monitor if the chip close our extable or not another internal 10K, 22M oscillator, external 32K, 12 Saysta, or LL clock.

#### Note

any FuMic o<sup>TM</sup> N. ICO. 0xxxCx serve (Fx. NUC140VE3CN) and Low Density series apport this function. Please refer to Numicro TM NUC100 Series Products Selection Guide of a pendix in Jetaks.

## **Parameter**

eClkSrc [in]

E\_SYS\_XTL12M / E\_SYS\_XTL32K / E\_SYS\_OSC22M / E\_SYS\_OSC10K / E\_SYS\_DSC10K /

#### Include

Driver/DrvSYS.h

# **Return Value**

- O Clock source is not stable or not enabled
- 1 Clock source is stable
- < 0 Incorrect parameter

# **Example**

/\* Enable external 12M \*/

DrvSYS\_SetOscCtrl (E\_SYS\_XTL12M, 1);

/\* Waiting for 12M Crystal stable \*/



```
while (DrvSYS_GetChipClockSourceStatus (E_SYS_XTL12M) != 1);

/* Disable PLL power down mode */

DrvSYS_SetPLLMode (0);

/* Waiting for PLL clock stable */
while (DrvSYS_GetChipClockSourceStatus (E_SYS_PLL) != 1).
```

# DrvSYS\_GetClockSwitchStatus

## **Prototype**

uint32\_t DrvSYS\_GetClockSwitchStatus

# Description

To get if switch target clock is successful of failed when so tware switches system clock source.

#### Note

Only NuMicro<sup>TM</sup> NUC1x0xxxx x series (Ex. NuC140V25c V) and Low Density series support this function. Please generate AuMicro<sup>TM</sup> NUC130 Series Products Selection Guide of Appendix in details.

#### **Parameter**

None

# Inclu

river/DrvSYS b

#### Return Value

0: Clock switch success

1: Clock switch tail

#### Ex mple

uint32, t 3. Vag

DrvSYS\_SelectHCLKSource (2); /\* Change HCLK clock source to be PLL \*/ u32flag = DrvSYS\_GetClockSwitchStatus ( ); /\* Get clock switch flag \*/ If (u32flag)

/\* do something for clock switch fail \*/

# DrvSYS\_ClearClockSwitchStatus

# **Prototype**

void DrvSYS\_ClearClockSwitchStatus (void);

#### **Description**

To clear the Clock Switch Fail Flag.



#### Note

Only NuMicro<sup>TM</sup> NUC1x0xxxCx series (Ex. NUC140VE3CN) and Low Density series support this function. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix in details.

# Parameter

None

#### **Include**

Driver/DrvSYS.h

# **Return Value**

None

# **Example**

uint32\_t u32flag;

DrvSYS\_SelectHCLKSource (0); /\* Change HCLK clock source to be external 12M \*/

u32flag = DrvSYS\_GetClockSwitchStatus (); /\* Get clock switch fail flag \*/

if (u32flag)

DrvSYS\_ClearClockSwitchStatus (); /\* Clear clock switch fail flag \*/

# DrvSYS\_GetVersion

# Prototype

uint32\_t DrySYS\_GetVersion (void)

# Description

Get this version of Dry SYS driver.

#### **Parameter**

None

#### Include

Driver/DrvSYS.h

#### **Return Value**

Version number:

31:24	23:16	15:8	7:0
00000000	MAJOR_NUM	MINOR_NUM	BUILD_NUM



# 3. UART Driver

# 3.1. UART Introduction

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data characters received from the peripheral such as MODEM, and a parallel-to-serial conversion on data characters received from the CPU.

Details please refer to the section in the target chip specification titled UART

# 3.2. UART Feature

The UART includes following features

- 64 bytes(UARTO) 6 bytes(UART/TUART2) entry FIFOs for received and transmitted data payloads
- Auto flow control/flow control/function (CTS, RTS) are supported.
- Fully programmable serial-interface characteristics:
  - -- 5-, or 8-bit character
  - -- Even, odd, or no-parity bit generation and detection
  - $\rightarrow$  1-, 1&1/2, or 2-stop bit generation
  - -- Baud rate generation
  - False start bit detection.
- Full-prioritized interrupt system controls
- Loop back mode for internal diagnostic testing
- Support IrDA SIR Function
- Support LIN (Local interconnect network) master mode.
- Programmable baud-rate generator that allows the clock to be divided by programmable divider



# 3.3. Constant Definition

Constant Name	Value	Description
MODE_TX	1	IRDA or LIN function transmit mode
MODE_RX	2	IRDA or LIN function Recevie mode

# 3.4. Type Definition

# E\_UART\_PORT

Enumeration identifier	Value	Description
UART_PORT0	0x000	UART part 0
UART_PORT1	0x100000	WART port 1
UART_PORT2	0x104000	WART port 2

# E\_INT\_SOURCE

Enumeration identifier	Value	Description
DRVUART_RDAINT	0x1	Receive Pata Available Interrupt and Time-out Interrupt
DRVUART_THREINT	0x2	Transmit Holding Register Empty Interrupt
DRVUART_WAKEUPINT	0x40 <	Wake up interrupt enable
DRVUART_RLSINT	0x4 (\	Receive Line Interrupt
DRVUART_MOSINT	0x8//// <	MODEM Interrupt
DRYUART_TOUTINT	0x101/	Time-out Interrupt.
DRVUART_BUFERRINT	0x20	Buffer Error Interrupt Enable
DRVUART_LININT	0x100	LIN RX Break Field Detected Interrupt Enable

# É DATABITS SETTINGS

Enumeration identifier	Value	Description
DRVUART_DATABITS_5	0x0	Word length select: Character length is 5 bits.
DRVUART_DATABITS_6	0x1	Word length select: Character length is 6 bits.
DRVUART_DATABITS_7	0x2	Word length select: Character length is 7 bits.
DRVUART_DATABITS_8	0x3	Word length select: Character length is 8 bits.

# **E\_PARITY\_SETTINGS**

Enumeration identifier	Value	Description
DRVUART_PARITY_NONE	0x0	None parity



DRVUART_PARITY_ODD	0x1	Odd parity enable
DRVUART_PARITY_EVEN	0x3	Even parity enable
DRVUART_PARITY_MARK	0x5	Parity mask
DRVUART_PARITY_SPACE	0x7	Parity space

# **E\_STOPBITS\_SETTINGS**

Enumeration identifier	Value	Description
DRVUART_STOPBITS_1	0x0	Number of stop bit: Stop bit length is 1 bit.
DRVUART_STOPBITS_1_5	0x1	Number of stop bit: Stop bit length is 1.5 bit when character length is 5 bits.
DRVUART_STOPBITS_2	0x1	Number of stop bit: Stop bit length is 2 bit when character length is 6, 7 or 8 bits.

# **E\_FIFO\_SETTINGS**

Enumeration identifier	Value	Description
DRVUART_FIFO_1BYTES	0x0	RX FIFO interrupt trigger level is 1 byte
DRVUART_FIFO_4BYTES	0x1	RX FIFO interrupt trigger level is 4 bytes
DRVUART_FIFO_8BYTES	0x2	RX FIFO interrupt trigger level is 8 bytes
DRVUART_FIFO_14BYTES	0x3 ( ( )	RX FIFO interrupt trigger level is 14 bytes
DRVUART_FIFO_30BYTES	0x4 (	RX FIFO interrupt trigger level is 30 bytes
DRVUART_FIFO_46BYTE\$	0x5	RX FIFQ interrupt trigger level is 46 bytes
DRVUART_FIFO_62BYTE\$	0x6	RX FIFO interrupt trigger level is 62 bytes

# E\_UART\_FUNC

Enumeration identifier	Value	Description
FUN_UART	0 1111	Select UART function
FUN_LIN		Select LIN function
FUN_IRDA		Select IrDA function
FUN_RS485	3	Select RS485 function

# E\_MODE\_RS485

Enumeration identifier	Value	Description
MODE_RS485_NMM	1	RS-485 Normal Multidrop Operation Mode
MODE_RS485_AAD	2	RS-485 Auto Address Detection Operation Mode
MODE_RS485_AUD	4	RS-485 Auto Direction Mode



# 3.5. Macros

# \_DRVUART\_SENDBYTE

# **Prototype**

void \_DRVUART\_SENDBYTE (u32Port, byData);

# **Description**

Send 1 byte data from UART.

#### Include

Driver/DrvUART.h

#### **Return Value**

None.

# **Example**

/\* Using UART port0 to sent one vte  $^{9}$  .55 \*/

\_DRVUART\_SEND\_YT VART PORTO, 0x5

# \_DRVUART\_RECIVERY

# **Prootype**

u. t8 t D. VUART RECEVE YTE (u32Port);

# Description

Receive 1 byte data it is specified UART FIFO.

#### h slude

Driver/L. J. ART.h

# Return Value

One byte data.

# Example

/\* Using UART port0 to receive one byte \*/

uint8\_t u8data;

 $u8data = DRVUART_RECEIVEBYTE (UART_PORT0);$ 

# \_DRVUART\_SET\_DIVIDER

**Prototype** 



void \_DRVUART\_SET\_DIVIDER (u32Port, u16Divider);

# **Description**

To set the UART divider to control UART baud-rate

# Include

Driver/DrvUART.h

#### Return Value

None.

# **Example**

/\* Set the divider of UART is 6 \*/

\_DRVUART\_SET\_DIVIDER (UAR \_Pc\_\text{ST0, 6})

# \_DRVUART\_RECEIVEAVAIL\_BL

# **Prototype**

int8\_t \_DRVUART\_REGIV. AVAILABL 2 (132Port);

# **Description**

To get curvent R AFO ointer

### Include

Dk ver/DrvUl RT.h

#### Return Value

Rx FIFO pointe: Nite.

#### Ex mple

/\* To get 1x PT channel 0 current Rx FIFO pointer \*/

\_DRVUART\_RECEIVEAVAILABLE (UART\_PORT0);

# DRVUART\_WAIT\_TX\_EMPTY

# **Prototype**

void \_DRVUART\_WAIT\_TX\_EMPTY (u32Port);

# **Description**

Polling Tx empty flag to check Tx FIFO is empty.

# Include

Driver/DrvUART.h



## **Return Value**

None.

# **Example**

```
/* Send 0x55 from UART0 and check TX FIFO is empty */
_DRVUART_SENDBYTE (UART_PORT0, 0x55);
_DRVUART_WAIT_TX_EMPTY (UART_PORT0);
```

# 3.6. Functions

# DrvUART\_Open

# **Prototype**

```
int32_t
DrvUART_Open (
E_UART_PORT_$2P/
UART_T *s_aran.
```

# **Description**

The function used to in malize U RT. It consists of baud-rate, parity, data-bits, stop-bits, rx-trig er-leval and timeout interval settings.

# arameter

u32Port [in]

Specify DART\_PORT0/UART\_PORT1/UART\_PORT2

#### sParam [1]

```
Specify the property of UART. It includes

u32BaudRate: Baud rate (Hz)

u8cParity: NONE/EVEN/ODD parity

It could be

DRVUART_PARITY_NONE (None parity).
```

DRVUART\_PARITY\_EVEN (Even parity)
DRVUART\_PARITY\_ODD(Odd parity).

u8cDataBits: data bit setting

It could be

DRVUART\_DATA\_BITS\_5 (5 data bits).



```
DRVUART_DATA_BITS_6 (6 data bits)
DRVUART_DATA_BITS_7 (7 data bits).
DRVUART_DATA_BITS_8 (8 data bits).
```

u8cStopBits: stop bits setting

It could be

DRVUART\_STOPBITS\_1 (1 stop 🖎).

DRVUART\_STOPBITS\_1\_5\_1\_5 store

DRVUART\_STOPBITS\_2 stop bit

u8cRxTriggerLevel: Rx FIFO interrupt trigger evel

LEVEL\_X\_BYTE means the ger level of UX T channel is X bytes

It could be

DRVUART\_FIFO\_1BYTE DRVUART\_FIFO\_4B YTES

DRVUART\_FIF\_\_\_RYTES, DAVUART\_RFQ\_IABYTES

DRVUAR SIF V JBYTES, DRVV ARX FI O\_46BYTES

DRVU T\_F. YO\_6. TES

In UARTO, scorto e LEVEL\_1-B VZ to LEVEL\_62\_BYTES.

Other fit could be LV VEL\_1 PY TE to LEVEL\_14\_BYTES.

the time at: The e out value 'N'. It represents N-clock cycle and the counting clock is band rate.

## Include

Drive, Dryl RT.h

# **Xeturn Value**

E SUCCESS Su cess

E\_DRVVART\_\RR\_PORT\_INVALID: Wrong UART port configure

E\_DRVVXRY\_ERR\_PARITY\_INVALID: Wrong party setting

E\_DRVUART\_ERR\_DATA\_BITS\_INVALID: Wrong Data bit setting

E\_DRVUART\_ERR\_STOP\_BITS\_INVALID: Wrong Stop bit setting

E\_DRVUART\_ERR\_TRIGGERLEVEL\_INVALID: Wrong trigger level setting

# **Example**

 $/\ast$  Set UART0 under 115200bps, 8 data bits ,1 stop bit and none parity and 1 byte Rx trigger level settings.  $\ast/$ 

STR\_UART\_T sParam;

sParam.u32BaudRate = 115200;

sParam.u8cDataBits = DRVUART\_DATABITS\_8; sParam.u8cStopBits = DRVUART\_STOPBITS\_1;



```
sParam.u8cParity = DRVUART_PARITY_NONE;
sParam.u8cRxTriggerLevel = DRVUART_FIFO_1BYTES;
DrvUART_Open (UART_PORT0, &sParam);
```

# DrvUART\_Close

# **Prototype**

```
void DrvUART_Close (
    E_UART_PORT u32Port
);
```

# Description

The function is used to disable UART class, disable ISR and class callback function pointer after checking the TX empty.

#### **Parameter**

u32Port [in]

Specify U/ PO TO/ RT\_PORT1/U, RT\_PORT2

# Inclu<u>de</u>

river/DrvUx RT.h

#### Retur Value

None

# Éxample

/\* Close UXR | Connel 0 \*/

DrvUALT Close (UART\_PORT0);

# DrvUART\_EnableInt

# Prototype

```
void DrvUART_EnableInt (
    E_UART_PORT u32Port,
    uint32_t u32InterruptFlag,
    PFN_DRVUART_CALLBACK pfncallback
);
```

# **Description**



The function is used to enable specified UART interrupt, install the callback function and enable NVIC UART IRQ.

#### **Parameter**

## u32Port [in]

Specify UART\_PORT0/UART\_PORT1/UART\_PORT2

## u32InterruptFlag [in]

DRVUART LININT: LIN RX Break Field Detected Interrupt, vab.

DRVUART\_BUFERRINT: Buffer Error Interrupt France

DRVUART\_WAKEINT: Wakeup Interry

DRVUART\_MOSINT: MODEM Status Internat.

DRVUART\_RLSNT: Receive LineStatus Interrup

**DRVUART\_THREINT**: Transit Holling Register Empty Interrupt.

DRVUART\_RDAINT: Receive Data Available Interrupt and Time-out Interrupt

DRVUART\_TOUTINT : The out Interrupt.

# pfncallback [in]

Call back function into

#### Include

Driver/DrvHALT.b

#### Ret in Value

one

#### Note

Use "/" to connect the luter upt flags to enable multiple interrupts simultaneously.

If you call the function twice in a project, the settings is depend on the second setting.

#### Example

/\* Enable VART channel 0 RDA and THRE interrupt. Finally, install UART\_INT\_HANDLE function to be callback function. \*/

DrvUART\_EnableInt(UART\_PORT0, (DRVUART\_RDAINT | DRVUART\_THREINT ), UART\_INT\_HANDLE);

# DrvUART\_DisableInt

#### **Prototype**

void DrvUART\_DisableInt (
E\_UART\_PORT u32Port

uint32\_t u32InterruptFlag



);

# **Description**

The function is used to disable UART specified interrupt, uninstall the call back function and disable NVIC UART IRQ.

#### **Parameter**

```
u32Port [in]
```

Specify UART\_PORT0/UART\_PORT1/UART\_PORT2

#### u32InterruptFlag [in]

DRVUART\_LININT: LIN RX Break F . 10 Letected Literrup Enable

DRVUART\_BUFERRINT: Buffer Error Interrust Enable

DRVUART\_WAKEINT: Wake of Incrupt

DRVUART\_MOSINT: MODEM 35 1. terrupt.

**DRVUART\_RLSNT**: Receive Line Stus Interrupt

DRVUART\_THREINT: rans it Holding Regist r En ply Interrupt.

DRVUART\_RDAIN Receive Data Available Interest and Time-out Interrupt

DRVUART\_TO IN T: ime-out Interrap

#### **Include**

Driver/Dry Al V

# Ret rn Value

N ne

#### Note

Use "/" to connect the iterrupt flags to disable multiple interrupts simultaneously.

#### E. mple

```
/* To dish the THRE interrupt enable flag. */
```

DrvUART\_DisableInt (UART\_PORT0, DRVUART\_THREINT);

# DrvUART\_ClearIntFlag

#### **Prototype**

```
uint32_t
DrvUART_ClearIntFlag (
    E_UART_PORT u32Port
    uint32_t u32InterruptFlag
);
```

#### **Description**



The function is used to clear UART specified interrupt flag.

```
Parameter
```

#### u32Port [in]

Specify UART\_PORT0/UART\_PORT1/UART\_PORT2

#### u32InterruptFlag [in]

DRVUART\_LININT: LIN RX Break Field Detected Interest En ble

DRVUART\_BUFERRINT: Buffer Error Interrupt Enable

DRVUART\_WAKEINT: Wakeup Interrupt

DRVUART\_MOSINT: MODEM Statu and rupt.

DRVUART\_RLSNT: Receive Line Status Intervet

DRVUART\_THREINT: Transport Folding Register Impty Interrupt.

DRVUART\_RDAINT: Receive Day able Interrupt

DRVUART\_TOUTINT: Time-out Interrupt

# Include

Driver/DrvUART.h

## **Return Value**

E CUCEC

Suc ess

#### Example

```
/* To clear UNRTO LING reas in or rupt flag */
```

u32InterruptFlag

DrvUAR-\_clearIntPlag (UXRT\_PORT0, DRVUART\_LININT);

# Dr UART Gethat Satus

# **Prototype**

int32\_t

```
DrvUART_GetIntStatus (
E_UART_PORT u32Port
```

);

uint32\_t

# **Description**

The function is used to get the specified UART interrupt status.

#### **Parameter**

u32Port [in]



```
Specify UART PORT0/UART PORT1/UART PORT2
        u32InterruptFlag [in]
           DRVUART_LININT: LIN RX Break Field Detected Interrupt Enable
           DRVUART_BUFERRINT: Buffer Error Interrupt Enable
           DRVUART_WAKEINT: Wakeup Interrupt.
           DRVUART_MOSINT: MODEM Status Interrupt.
           DRVUART_RLSNT: Receive Line Status Interrup
           DRVUART_THREINT: Transmit Holding Register
           DRVUART_RDAINT: Receive Data Ay
                                                 ble Inte
           DRVUART_TOUTINT : Time-out Interrupt.
    Include
        Driver/DrvUART.h
    Return Value
       0: The specified interru
        1: The specified interrur
        E DRVUART ARC
    Note
         ple
                                JART_PORT0, DRVUART_THREINT))
                             appened!\n");
          printf("TH
                        T is not happened or error parameter\n");
DrvUART_GetCTSInfo
    Prototype
        void
        DrvUART_GetCTSInfo(
          E_UART_PORT
                               u32Port,
          uint8 t
                         *pu8CTSValue,
          uint8_t
                         *pu8CTSChangeState
```

V1.05.001

**Description** 



The function is used to get CTS pin value and detect CTS change state

#### **Parameter**

#### u32Port [in]

Specify UART\_PORT0/UART\_PORT1 (UART\_PORT2 is no supported.)

# pu8CTSValue [out]

Specify the buffer to receive the CTS value. Retrun current CTS prestate.

#### pu8CTSChangeState [out]

Specify the buffer to receive the CTS change cate a clum. CT pin state is changed or not. 1 means changed and 0 means not year.

#### Include

Driver/DrvUART.h

#### **Return Value**

None

# **Example**

```
/* To get CTS pin state and save to CTS_value. To get detect CTS change flag and save to u8CTS state. */
```

uint8\_t u8CTS are u8 CTS state

DrvUART Set V Info UART\_POR 11, & use IS\_value, & u8CTS\_state);

#### DAUART SetRT

# ototype

void

JIVUAK IL SALIT

```
uint8_t u8Value,
uint16_t u16TriggerLevel
```

}

#### **Description**

The function is used to set RTS setting.

Γu32Port,

#### **Parameter**

# u32Port [in]

Specify UART\_PORT0/UART\_PORT1 (UART\_PORT2 is no supported.)

#### u8Value [in]

Set 0: Drive RTS pin to logic 1 (If the LEV\_RTS set to low level triggered).



Drive RTS pin to logic 0 (If the LEV\_RTS set to high level triggered).

Set 1: Drive RTS pin to logic 0 (If the LEV\_RTS set to low level triggered).

Drive RTS pin to logic 1 (If the LEV\_RTS set to high level triggered).

Note. LEV\_RTS is RTS Trigger Level. 0 is low level and 1 is high level.

#### u16TriggerLevel [in]

RTS Trigger Level :DRVUART\_FIFO\_1BYTES to DRVUART\_FIFO\_62BYTES

#### Include

Driver/DrvUART.h

#### **Return Value**

None

# **Example**

/\* Condition: Drive RTS to logic 1 in UAR channel 1 and Set RTS trigger level is 1 bytes\*/
DrvUART\_SetRTS (UART\_PORT1,1, Dr VUA T\_FIFO\_1B r NS);

# DrvUART\_Read

## **Prototype**

int32\_t

DryUART kea

E UART ORT u32Po

int8\_t 🚺 💙 \*pi

32. t u32k adb yte

**)**;

# escription

The function is used to read Rx data from RX FIFO and the data will be stored in pu8RxBuf.

#### Parameter

### u32Port [in]

Specify UART\_PORT0/UART\_PORT1/UART\_PORT2

# pu8RxBuf [out]

Specify the buffer to receive the data of receive FIFO.

# u32ReadBytes [in]

Specify the read bytes number of data.

# Include

Driver/DrvUART.h

# Return Value



```
E_SUCCESS: Success.
        E_DRVUART_TIMEOUT: FIFO polling timeout.
     Example
        /* Condition: Read RX FIFO 1 byte and store in bInChar buffer.
        uint8_t bInChar[1];
        DrvUART_Read(UART_PORT0,bInChar,1);
DrvUART_Write
     Prototype
        int32_t
        DrvUART_Write(
          E_UART_PORT u32Port
          uint8_t
                          *pu8TxBut
          uint32_t
        );
     Description
        The function
                                                      nit data by UART
     Para
          32Port [in
                                         PORT1/UART_PORT2
                                and the data to UART transmission FIFO.
                           number of data.
        Driver/DrvUART.h
     Return Value
        E_SUCCESS: Success
        E_DRVUART_TIMEOUT: FIFO polling timeout
     Example
        /* Condition: Send 1 byte from bInChar buffer to TX FIFO. */
        uint8_t bInChar[1] = 0x55;
        DrvUART_Write(UART_PORT0,bInChar,1);
```

# DrvUART\_EnablePDMA

```
Prototype
   void
   DrvUART_EnablePDMA (
     E_UART_PORT u32Port
     );
Description
   The function is used to control enable PDMA
Parameter
   u32Port [in]
       Specify UART_PORT0/UAR
Include
   Driver/DrvUART.h
Return Value
   None.
Example
 rototype
                  RT u32Port
   );
Description
   The function is used to control disable PDMA transmit/receive channel
Parameter
   u32Port [in]
       Specify UART_PORT0/UART_PORT1 (UART_PORT2 is no supported.)
Include
   Driver/DrvUART.h
```



#### **Return Value**

None.

### Example

/\* Disable Tx and Rx PDMA in UART 1 \*/
DrvUART\_DisablePDMA(UART\_PORT1);

# DrvUART\_SetFnIRDA

## **Prototype**

void

DrvUART\_SetFnIRDA (
E\_UART\_PORT u32Port
STR\_IRCR\_T str\_IRCR
);

# **Description**

The function is used a covar ure DA relative settings. It consists of TX or RX mode and Inverse TX or Paragraph

# **Parameter**

32Port [in]

Specify VART\_PORT0/VART\_PORT1/UART\_PORT2

ctr CR [iz

It includes

ut EXIVER et : 1 : Enable IrDA transmit function. It becomes TX mode

0: Disable IrDA transmit function. It becomes RX mode.

u8MnvTX: Invert Tx signal function TRUE or FASLE

u8cInvRX: Invert Rx signal function (Default value is TRUE) TRUE or FASLE

#### Include

Driver/DrvUART.h

### **Return Value**

None

## Note

Before using the API, you should configure UART setting firstly. And make sure the baud-rate setting is used mode 0 (UART divider is 16)in baud-rate configure.





```
Example
```

```
/* Change UART1 to IRDA function and Inverse the RX signals. */
STR_IRCR_T sIrda;
sIrda.u8cTXSelect = ENABLE;
sIrda.u8cInvTX = FALSE;
sIrda.u8cInvRX = TRUE;
DrvUART_SetFnIRDA(UART_PORT1,&sIrda);
```

# DrvUART\_SetFnRS485

# **Prototype**

```
void
DrvUART_OpenRS485 (
E_UART_PORT u32Port,
STR_RS485_T *str_R, 5);
```

# **Description**

The function is sed to set RS485 relative etting

#### Par meter

#### us Port [in]

Spir JART\_PORTVUART\_PORT1/UART\_PORT2

#### str RS485 [in].

The structure of 1.8485

It includes

wch odeSelect: Select operation mode

MODE\_RS485\_NMM: RS-485 Normal Multi-drop Mode

MODE\_RS485\_AAD: RS-485 Auto Address Detection Mode

MODE\_RS485\_AUD: RS-485 Auto Direction Mode

u8cAddrEnable: Enable or Disable RS-485 Address Detection

u8cAddrValue: Set Address match value u8cDelayTime: Set transmit delay time value

u8cRxDisable: Enable or Disable receiver function.

# Include

Driver/DrvUART.h



# Return Value

None

#### Note

None

# **Example**

```
/* Condition: Change UART1 to RS485 function. Set relative stating as a low.*/
```

STR\_RS485\_T sParam\_RS485;

sParam\_RS485.u8cAddrEnable = ENAB

sParam\_RS485.u8cAddrValue = 0xCV; /\* Add

sParam\_RS485.u8cModeSelect = MODE\_RS485\_AAD|MODE\_RS485\_AUD;

 $sParam_RS485.u8cDelayTime = 0;$ 

sParam\_RS485.u8cRxDisable = 1 (UE;

DrvUART\_SetFnRS485(UART\_PQRT1,&s\_\_\_rc\_\_\_RS485)

# DrvUART\_SetFnLIN

# **Prototype**

void

DryUART seth IN (

E UART ORT LE Por

uint16 t u 6Mcde

un. 6 tw BreakLeng h

#### **)**;

# escription

The function is sed to set LIN relative setting

#### **Parameter**

u32Port [in]

Specify UART\_PORT0/UART\_PORT1/UART\_PORT2

#### u16Mode [in]

Specify LIN direction: MODE\_TX and/or MODE\_RX

# u16BreakLength [in]

Specify break count value. It should be larger than 13 bit time according LIN protocol.

## Include

Driver/DrvUART.h

# Return Value



None

# Example

/\* Change UART1 to LIN function and set to transmit the header information. \*/
DrvUART\_SetFnLIN(uart\_ch,MODE\_TX | MODE\_RX,13);

# DrvUART\_GetVersion

# **Prototype**

 $int32\_t$ 

DrvUART\_GetVersion (void);

# **Description**

Return the current version number of driver.

# Include

Driver/DrvUART.h

### **Return Value**

Version number:

31:24	23:16	( \( \)\( \)\( \)\( \)\( \)\( \)\( \)\(	7:0
00000000	MAJOR_NU	MINOR_NUM	BUILD_NUM
12/0/			



# 4. TIMER/WDT Driver

# 4.1. TIMER/WDT Introduction

The timer module includes four channels, TIMERO~TYMER3, which allow you to easily implement a counting scheme for use. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on. The timer can generate an interrupt signal upon timeout, or provide the current value of count during operation. And for external count and capture functions, only NUC1x0xxxBx and NUC1x0xxxCx series supported, ex:NUC140RD2BN and NUC140VE3CN. Please refer to NuMicro TWAUC100 Series Products Selection Guide of Appendix in details.

The purpose of Watchdog Timer (WDT) is to perform a system reset after the software running into a problem. This prevents system from hanging for an infinite period of time.

# 4.2. TIMER/WDT Feature

- 4 sets of 32-bit timers with 24-bit up timer and one 8-bit pre-scale counter.
- Independent clock source for each timer.
- Provides one-shot, periodic toggle and continuous counting operation modes.
- Time out period =
  - (Period of timer clock input) \*(8 bit pre-scale counter + 1) \* (24-bit TCMP).
- Maximum counting cycle time =  $(1 / T \text{ MHz}) * (2^8) * (2^24)$ , T is the period of timer clock.
- 24-bit timer value is readable through TDR (Timer Data Register).
- Support event counting function to count the event from external pin.
- Support input capture function to capture or reset counter value.
- 18-bit free running counter to avoid CPU from Watchdog timer reset before the delay time expires.
- Selectable time-out interval ( $2^4 \sim 2^{18}$ ) and the time out interval is  $104 \text{ ms} \sim 26.3168 \text{ s}$  (if WDT\_CLK = 10 kHz).
- Reset period = (1/10 kHz) \* 63, if WDT CLK = 10 kHz.

# 4.3. Type Definition

### E\_TIMER\_CHANNEL

Enumeration Identifier	Value	Description
E_TMR0	0x0	Specify the timer channel - 0



E_TMR1	0x1	Specify the timer channel - 1
E_TMR2	0x2	Specify the timer channel - 2
E_TMR3	0x3	Specify the timer channel - 3

# E\_TIMER\_OPMODE

Enumeration Identifier	Value	Description
E_ONESHOT_MODE	0x0	Set timer to One-Shot mode
E_PERIODIC_MODE	0x1	Set timer to Periodic mode
E_TOGGLE_MODE	0x2	Set timer to Toggle mode
E_CONTINUOUS_MODE	0x3	Set timer to Continuous Counting mode

# E\_TIMER\_TX\_PHASE

Enumeration Identifier	Value	Description
E_PHASE_FALLING	0x0 Set falling ec	dge of external count pin will be counted
E_PHASE_RISING	0x1 Set raising e	dge of external count pin will be counted

# E\_TIMER\_TEX\_EDGE

Enumeration Identifier	Value	Description
E_EDGE_FALLING	0x0	Set 1 to 0 transition on TEX will be detected
E_EDGE_RISING	0%1	Set 0 to 1 transition on TEX will be detected
E EDGE BOTH	0x2	Either 1 to 0 or 0 to 1 transition on TEX will be detected

# E TIMER RSTCAP MODE

Enumeration Identifier	Value	Description
E_CAPTURE	0x0	TEX transition is using as timer capture function
E_RESET	0x1	TEX transition is using as timer counter reset function

# E\_WDT\_CMD

Enumeration Identifier	Value	Description
E_WDT_IOC_START_TIMER	0x0	Start WDT counting
E_WDT_IOC_STOP_TIMER	0x1	Stop WDT counting



E_WDT_IOC_ENABLE_INT	0x2	Enable WDT interrupt
E_WDT_IOC_DISABLE_INT	0x3	Disable WDT interrupt
E_WDT_IOC_ENABLE_WAKEUP	0x4	Enable WDT time-out wake up function
E_WDT_IOC_DISABLE_WAKEUP	0x5	Disable WDT time-out wake up function
E_WDT_IOC_RESET_TIMER	0x6	Reset WDT counter
E_WDT_IOC_ENABLE_RESET_FUNC	0x7	Enable WDT reset function when WDT time-out
E_WDT_IOC_DISABLE_RESET_FUNC	0x8	Disable WDT reset function when WDT time-out
E_WDT_IOC_SET_INTERVAL	0x9	Set the WDT time-out interval

# E\_WDT\_INTERVAL

Enumeration Identifier	Value	Description
E_LEVEL0	0x0 (	Set WDT time-out interval is 2^4 WDT_CLK
E_LEVEL1	0x1	Set WDT time-out interval is 2^6 WDT_CLK
E_LEVEL2	Øx2	Set WDT time out interval is 2^8 WDT_CLK
E_LEVEL3	0x3	Set WDT time-out interval is 2^10 WDT_CLK
E_LEVEL4	0x4 <	Set WDT time-out interval is 2^12 WDT_CLK
E_LEVEL5	0x5	Set WDT time-out interval is 2^14 WDT_CLK
E_LEVEL6	0×6	Set WDT time-out interval is 2^16 WDT_CLK
E_LEVEL7	0x7	Set WDT time-out interval is 2^18 WDT_CLK

# 4.4. Functions

# DrvTIMER\_Init

# **Prototype**

void DrvTIMER\_Init (void)

# **Description**

User must to call this function before any timer operations after system boot up.

# **Parameter**

None

```
Include
```

Driver/DrvTIMER.h

#### **Return Value**

None

#### **Example:**

/\* Info the system can accept Timer APIs after calling DrvTIMER\_Int() \*/
DrvTIMER\_Init ();

# DrvTIMER\_Open

# **Prototype**

```
int32_t DrvTIMER_Open (

E_TIMER_CHANNEL h.

uint32_t uTicksPerS cond,

E_TIMER_OPI ODE op_mode
```

#### **Description**

Open the specific simer than with specified me ation mode.

### Parameter

n [in]

E\_TMER\_CHANNEL, could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

#### uTic. PerS ond [in]

This value me as how many timer interrupt ticks in one second

op\_moode [in]

A NVEL\_OPMODE, E\_ONESHOT\_MODE / E\_PERIODIC\_MODE / E\_TOGGLE\_MODE / E\_CONTINUOUS\_MODE

#### Include

Driver/DrvTIMER.h

#### **Return Value**

 $E\_SUCCESS: Operation \ successful$ 

E\_DRVTIMER\_CHANNEL: Invalid timer channel

E\_DRVTIMER\_CLOCK\_RATE: Calculate initial value fail

### Example

/\* Using TIMER0 at PERIODIC\_MODE, 2 ticks / sec \*/ DrvTIMER\_Open (E\_TMR0, 2, E\_PERIODIC\_MODE);



# DrvTIMER\_Close

### **Prototype**

int32\_t DrvTIMER\_Close (E\_TIMER\_CHANNEL ch)

#### **Description**

The function is used to close the timer channel.

#### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it could be E\_T = Q / E\_Th\_R1 / E\_TMR2 / E\_TMR3

#### **Include**

Driver/DrvTIMER.h

### **Return Value**

E\_SUCCESS: Operation succes

E\_DRVTIMER\_CHANNEL: I valuationer channel

#### **Example**

/\* Close the specified im ( c. nnel \*. DrvTIMER\_C se ( T. R0)

#### DrvTIM\_R Set Rmens ant

#### **Prote ype**

ints D FIMER\_SetSime.Event (

uInterruptTicks,

TMEX CALLBACK pTimerCallback, parameter

#### Description

Install the interrupt callback function of the specified timer channel. And trigger timer callback function when interrupt occur *uInterruptTicks* times.

#### **Parameter**

ch [in]

**E\_TIMER\_CHANNEL**, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

### uInterruptTicks [in]

Number of timer interrupt occurred

#### pTimerCallback [in]

The function pointer of the interrupt callback function



### parameter [in]

A parameter of the callback function

#### Include

Driver/DrvTIMER.h

#### **Return Value**

uTimerEventNo: The timer event no are

E\_DRVTIMER\_EVENT\_FULL: The timer even is rull

# **Example**

/\* Install callback "TMR\_Callback" and trigger ca. back when timer interrupt happen twice \*/
uTimerEventNo = DrvTIMER\_SetTimerEvent (E\_TMR0, CTIMER\_CALLBACK)TMR\_Callback (0):

# DrvTIMER\_ClearTimerEvent

### **Prototype**

void DrvTIMER\_Cle\_\_R\_verB\_ent

E\_TIMER LA NNEL ch

t32

.Tin.erEyentNo

#### **Description**

Clear the time event of the specified timer channel.

#### rameter

ch [in]

E\_TIME CANNEL, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

uTinix PycetNo [in]

The timer event number

### Include

Driver/DrvTIMER.h

#### **Return Value**

None

### **Example**

/\* Close the specified timer event \*/
DrvTIMER\_ClearTimerEvent (E\_TMR0, uTimerEventNo);



# DrvTIMER\_EnableInt

#### **Prototype**

int32\_t DrvTIMER\_EnableInt (E\_TIMER\_CHANNEL ch)

#### **Description**

This function is used to enable the specified timer interrupt.

#### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it could be E\_V = Q / E\_TN R1 / E\_TMR2 / E\_TMR3

#### **Include**

Driver/DrvTIMER.h

### **Return Value**

E\_SUCCESS: Operation succes

E\_DRVTIMER\_CHANNEL: I valuationer channel

#### **Example**

/\* Enable Timer-0 interrupt function \*/
DrvTIMER Linas In (E. 7 MR0);

### DrvTIM R Disa lein.

#### **Prote ype**

int32\_ Onv MER\_DisableInt E\_TIMER\_CHANNEL ch)

### Description

This function was ed to disable the specified timer interrupt.

#### Parameter

ch [in]

**E\_TIMER\_CHANNEL**, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

#### Include

Driver/DrvTIMER.h

### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

### Example

/\* Disable Timer-0 interrupt function \*/
DrvTIMER\_DisaleInt (E\_TMR0);



# DrvTIMER\_GetIntFlag

### **Prototype**

int32\_t DrvTIMER\_GetIntFlag (E\_TIMER\_CHANNEL ch)

#### **Description**

Get the interrupt flag status from the specified timer channel.

#### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it could be E\_V = Q / E\_TN R1 / E\_TMR2 / E\_TMR3

#### **Include**

Driver/DrvTIMER.h

### **Return Value**

iIntStatus: 0 is "No interrupt", 1 "Interrupt or red"

E\_DRVTIMER\_CHANKEL: I valuatimer channel

#### **Example**

/\* Get the interrunt flag sortus from Timer (\*\*)
u32TMR0In 4lag D. TIN ER\_GetInt lag (E\_1MR0)

#### DrvTIMER Cleannth

#### **Prote ype**

int32\_ Orv. MER\_Clear tFlag (E\_TIMER\_CHANNEL ch)

### Description

Clear the interval flag of the specified timer channel.

#### Parameter

ch [in]

**E\_TIMER\_CHANNEL**, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

#### Include

Driver/DrvTIMER.h

### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

### Example

/\* Clear Timer-0 interrupt flag \*/
DrvTIMER\_ClearIntFlag (E\_TMR0);



# DrvTIMER\_Start

# Prototype

int32\_t DrvTIMER\_Start (E\_TIMER\_CHANNEL ch)

#### **Description**

Start to count the specified timer channel.

#### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it could be E\_T = Q / E\_Th R1 / E\_TMR2 / E\_TMR3

#### **Include**

Driver/DrvTIMER.h

### **Return Value**

E\_SUCCESS: Operation succe

E\_DRVTIMER\_CHANNEL: I valuatimer channel

#### **Example**

/\* Start to count the Time 0
DryTIMER start E MR

#### DrvTIM R Geth Tich

#### **Prote ype**

uin32\_ Druf MER\_GetIn.Tick (E\_TIMER\_CHANNEL ch)

### Description

This function is used to get the number of interrupt occurred after the timer interrupt function is enabled.

#### Parametei

ch [in]

**E\_TIMER\_CHANNEL**, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

#### Include

Driver/DrvTIMER.h

### **Return Value**

uTimerTick: Return the interrupt ticks

E\_DRVTIMER\_CHANNEL: Invalid timer channel

#### **Example**



```
/* Get the current interrupt ticks from Timer-1 */
u32TMR1Ticks = DrvTIMER_GetIntTicks (E_TMR1);
```

# DrvTIMER\_ResetIntTicks

#### **Prototype**

int32\_t DrvTIMER\_ResetIntTicks (E\_TIMER\_CHANNEL ch)

### **Description**

This function is used to clear interrupt ticks to 0.

#### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it coul be L TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

### Include

Driver/DrvTIMER.h

# **Return Value**

E\_SUCCESS: Operat in acce sfu

E\_DRVTIMER\_CHANN /L. availd time Channel

### Example

Resol the Interruptions of Timer- to N\*/
DryTIMER ResetIntTicks (E.T.I.R.),

#### TVTIMER Pola

# rototype

void DrvTIMAX Delay (E\_TIMER\_CHANNEL ch, uint32\_t uIntTicks)

#### Description

This function is used to add a delay loop by specified interrupt ticks of the timer channel.

### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

# uIntTicks [in]

The delay ticks

#### Include

Driver/DrvTIMER.h

#### **Return Value**



None

### **Example**

```
/* Delay Timer-0 3000 ticks */
DrvTIMER_Delay (E_TMR0, 3000);
```

# DrvTIMER\_OpenCounter

### **Prototype**

```
int32_t DrvTIMER_OpenCounter (

E_TIMER_CHANNEL ch,

uint32_t uCounterBoundary,

E_TIMER_OPMODE ____ ode
```

### **Description**

);

This function is used to open the time channel with the specified operation mode. And the counting source of time carron the externa even counter. The TIMER clock source should be set a HCLK.

#### Note

Only NUC1x0 xxB, and NUC1x0xxxCx eries support this function, ex:NUC140RD2BN and NUC140V 3C. Please refer to the Nuclear NUC100 Series Products Selection Guide of the send. Ain as gills.

#### Part meter

ch

E\_Time2R\_CHANNEL it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

### uCounterBourdary h.

The parameter is used to determine how many counts occurred will toggle once timer interrunt

op mode in

**E\_TIMER\_OPMODE**, it's included E\_ONESHOT\_MODE / E\_PERIODIC\_MODE / E\_CONTINUOUS\_MODE

# Include

Driver/DrvTIMER.h

#### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

E\_DRVTIMER\_EIO: Timer has not been initialized

### **Example**



/\* Set Timer-0 run in One-Shot mode by external counter.

And when the counter counting to 123, Timer-0 interrupt will occurred \*/
DrvTIMER\_OpenCounter (E\_TMR0, 123, E\_ONESHOT\_MODE);

# **DrvTIMER StartCounter**

#### **Prototype**

in32\_t DrvTIMER\_StartCounter (E\_TIMER\_CHANNEL ch)

### **Description**

Start counting of the specified timer channel.

#### Note

Only NUC1x0xxxBx and NUC1x0xxxCx series support his function, ex:NUC140RD2BN and NUC140VE3CN. Please refer to tulk to TM NUC100 Series Products Selection Guide of Appendix in details.

#### **Parameter**

ch [in]

E\_TIMER\_CHANN \_\_ it would b E\_TMR0 \ E\_TMR1 / E\_TMR2 / E\_TMR3

#### Include

Driver/DrvTIN AR.

#### Returnalia

SUCCESS: peration successful

ENRYTIMER\_CHANNER: Invalid timer channel

# Example

/\* Start to counting linker-0 by external counter \*/
DryTIMER\_sert Courser (E\_TMR0);

# Dry TIMER Gattounters

# **Prototype**

uin32 t DrvTIMER GetCounters (E TIMER CHANNEL ch)

#### **Description**

This function is used to get the current counters of the specified timer channel. Only NUC1x0xxxBx and NUC1x0xxxCx series support this function, ex:NUC140RD2BN and NUC140VE3CN. Please refer to NuMicro NUC100 Series Products Selection Guide of Appendix in details.

#### **Parameter**

ch [in]

**E\_TIMER\_CHANNEL**, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3



#### Include

Driver/DrvTIMER.h

#### **Return Value**

u32Counters: Return current counters

E\_DRVTIMER\_CHANNEL: Invalid timer channel

#### **Example:**

/\* Get the current counts of Timer-0 \*/
u32TMR0ExtTicks = DrvTIMER\_GetCounters\_E\_TMR

# DrvTIMER\_OpenCapture

### **Prototype**

```
int32_t DrvTIMER_OpenCapture (

E_TIMER_CHANNEL ch,

E_TIMER_RST_AF_MODE mode
);
```

# **Description**

This function is a set to i stial the external times are use source and set to start catpure or reset specified times but to

The TIME clo source should be see as CCLK

my NUCN 0xxxx series support this function, ex:NUC140VE3CN.

#### Para yeter

ch [h

**E\_TIMER\_CVA INFL**, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

### mode [in]

E\_TKASK ANTCAP\_MODE,

EXET: Run capture function
EXESET: Reset counter value of specified timer channel

### Include

Driver/DrvTIMER.h

# **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

#### Example

/\* Open external Timer-0 capture function \*/
DrvTIMER\_OpenCapture (E\_TMR0, E\_CAPTURE);



# DrvTIMER\_CloseCapture

```
Prototype
```

### **Description**

This function is used to close the external timer capture soul v. Only NUC1x0xxxCx series support this function x:NUx140, E3t V.

#### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it couls be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

### Include

Driver/DrvTIMER.h

#### **Return Value**

E\_SUCCESS: Opera on s sees, sul

E\_DRVTIMER SYANT EL: valid time chan e

# Example

Close external Timer-0 capture function\*/vTIMER\_CloseCapture (E. TMRe)

# DrvTIMER Stexternal Mode

# Prototype

#### **Description**

This function is used to select to run capture function or reset the timer counter. Only NUC1x0xxxCx series support this function, ex:NUC140VE3CN.

#### **Parameter**

ch [in]

 $\pmb{E\_TIMER\_CHANNEL}, it could be \ E\_TMR0 \ / \ E\_TMR1 \ / \ E\_TMR2 \ / \ E\_TMR3$ 

mode [in]

**E\_TIMER\_RSTCAP\_MODE**,



E\_CAPTURE : Run capture function

E\_RESET: Reset counter value of specified timer channel

#### Include

Driver/DrvTIMER.h

#### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

# **Example**

/\* Select Timer-0 runs in capture function \*/
DrvTIMER\_SelectExternalMode (E\_TMR0, E\_CAP), VRE);

# DrvTIMER\_SelectCaptureEdge

### **Prototype**

int32\_t DrvTIMER\_OpenCapt re (

E\_TIMER\_\_ AN EL c

E\_TIN ER\_ EX\_ VDGE edge

);

# Description

nis function is used to configure the detect edge of timer capture mode. nly NUC1\*0xx Cx series Support 1.25 function, ex:NUC140VE3CN.

#### Parame

ch [in]

E\_TIMER\_CL: NNEL, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

#### edge [in]^

### TAKER TEX EDGE,

E\_EDGE\_FALLING: 1 to 0 transition on TEX will be detected. E\_EDGE\_RISING: 0 to 1 transition on TEX will be detected.

E\_EDGE\_BOTH: either 0 to 1 or 1 to 0 transition on TEX will be detected.

#### Include

Driver/DrvTIMER.h

#### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

#### **Example**



/\* Configure timer-0 capture detect occurrd when 0 to 1 transition on external capture pin \*/ DrvTIMER\_SelectCaptureEdge (E\_TMR0, E\_EDGE\_RISING);

# DrvTIMER\_EnableCaptureInt

#### **Prototype**

### **Description**

This function is used to enable the timer external interrupt function

If any transition on TEX pin and matched with the **E\_T\_YER\_TEX\_EDGE** settings, system will cause the external interrupt flag(TEXI) to 1.

Only NUC1x0xxxCx series support the fur in ex:NUC140VE3CN

#### **Parameter**

ch [in]

E TIMER CHANN. it's uld b E TMR0 E TMR1 / E TMR2 / E TMR3

#### Include

Driver/DrvTIN AR.

#### Returnally

SUCCESS: peration successful

ENRYTIMER\_CHANNER: Invalid timer channel

# Example

/\* Enable extertal times () capture detect interrupt function \*/
DrvTIMER\_1.val.leCaptureInt (E\_TMR0);

# Dry TIMER\_Q\satieCaptureInt

# **Prototype**

### **Description**

This function is used to disable the timer external interrupt function. Only NUC1x0xxxCx series support this function, ex:NUC140VE3CN.

#### **Parameter**

ch [in]



### **E\_TIMER\_CHANNEL**, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

#### Include

Driver/DrvTIMER.h

### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

#### Example

/\* Disable external timer-0 capture detect interact function \*/
DrvTIMER\_DisableCaptureInt (E\_TMR0);

# DrvTIMER\_EnableCapture

# **Prototype**

int32\_t DrvTIMER\_EnableCap

E TIMER CHAIN Le

);

### **Description**

This function is used to exclude the specified cap are function.

Only NUC x0xx xx see es support the function, ex:NUC140VE3CN.

#### Par meter

ch. in

E\_R\_CHANNEL, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

# ınclude

Driver/DryTIME h

#### Return Volu

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

### **Example**

/\* Enable external timer-0 capture function \*/
DrvTIMER\_EnableCapture (E\_TMR0);

# DrvTIMER\_DisableCapture

### **Prototype**



);

### **Description**

This function is used to disable the specified capture function. Only NUC1x0xxxCx series support this function, ex:NUC140VE3CN.

#### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it could be E\_TMR0 / E\_TMR1 E\_2 x 32 X TMR3

#### Include

Driver/DrvTIMER.h

#### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid time chann

### **Example**

/\* Disable external timer-to aptice function \*/
DrvTIMER\_DisableCourse (1. Th...)

# DrvTIMER\_GetCa\_tureD\_ta

#### Prot

t32 t DryTIN ER GetCapture at

E\_TIMER C.VA IN L ch

);

# Description

This function has do get the capture value of the specified timer channel. And the return to is valid only if the capture interrupt flag set to 1 by H.W. Only YU. A 2xxxCx series support this function, ex:NUC140VE3CN.

#### **Parameter**

ch [in]

**E\_TIMER\_CHANNEL**, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

#### **Include**

Driver/DrvTIMER.h

#### **Return Value**

Capture value: Return capture value

E\_DRVTIMER\_CHANNEL: Invalid timer channel

#### **Example**



```
/* Get the external timer-0 capture interrupt status */
        uint32_t u32IntStatus, u32CurData;
         u32IntStatus = DrvTIMER GetCaptureIntFlag (E TMR0);
         if (u32IntStatus == 1)
             /* Get the current capture data from timer-0 */
             u32CurData = DrvTIMER_GetCaptureData (E_TMR0);
         }
DrvTIMER_GetCaptureIntFlag
     Prototype
         int32_t DrvTIMER_GetCaptureIntFlag
                      E_TIMER_CHANNE
           );
     Description
         Get the external interrup
         Only NUC1x0xxxCx
                                                                40VE3CN.
     Parameter
         ch [in]
                                                    MR0 / E_TMR1 / E_TMR2 / E_TMR3
          rn Value
                                  o interrupt / 1:Interrupt occurred
                             NNEL: Invalid timer channel
         /* Get the external timer-0 capture interrupt status */
         uint32 t u32IntStatus, u32CurData;
         u32IntStatus = DrvTIMER_GetCaptureIntFlag (E_TMR0);
         if (u32IntStatus == 1)
             /* Get the current capture data from timer-0 */
             u32CurData = DrvTIMER_GetCaptureData (E_TMR0);
         }
```

# DrvTIMER\_ClearCaptureIntFlag

**Prototype** 



```
int32_t DrvTIMER_GetCaptureIntFlag (
                E_TIMER_CHANNEL ch,
     );
Description
   Clear the external interrupt flag of the specified timer channel.
   Only NUC1x0xxxCx series support this function, ex:NUC140VE30
Parameter
   ch [in]
       E_TIMER_CHANNEL, it could be E
                                                                  MR2 / E_TMR3
Include
   Driver/DrvTIMER.h
Return Value
   E_SUCCESS: Operation succe
   E_DRVTIMER_CHAI
Example
   /* Get the exter
   uint32_t u32I
                                                 _TMR0);
   u32IntStatu
                                     om timer-0 */
                             ER_GetCaptureData (E_TMR0);
                         errup status to receive the next valid capture value */
                           ptureIntFlag (E_TMR0);
       DrvTIM
                eCaptureDebounce
Prototype
   int32_t DrvTIMER_EnableCaptureDebounce (
                E_TIMER_CHANNEL ch,
     );
Description
   Enable the debounce function of specified external capture input source.
   Only NUC1x0xxxCx series support this function, ex:NUC140VE3CN.
Parameter
   ch [in]
```



### **E\_TIMER\_CHANNEL**, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

#### Include

Driver/DrvTIMER.h

### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

#### Example

/\* Enable external timer-0 capture debounce fy from \*/
DrvTIMER\_EnableCaptureDebounce (E\_TMx0);

# DrvTIMER\_DisableCaptureDebou Ce

# **Prototype**

int32\_t DrvTIMER\_DisableCar Debound

E TIMER CHAIN Let

);

### **Description**

Disable the del bunch rune is of specified external capture input source. Only NUC x0xx ex series support the function, ex:NUC140VE3CN.

#### Par meter

ch. in

E\_ R\_CHANNEL, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

# ınclude

Driver/DryTIME h

#### Return Volu

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

### Example

/\* Disable external timer-0 capture debounce function \*/ DrvTIMER\_DisableCaptureDebounce (E\_TMR0);

# DrvTIMER\_EnableCounterDebounce

### **Prototype**

 $int 32\_t\ DrvTIMER\_Enable Counter Debounce\ ($   $E\_TIMER\_CHANNEL\ ch,$ 



);

### **Description**

Enable the debounce function of specified external counter input source. Only NUC1x0xxxCx series support this function, ex:NUC140VE3CN.

#### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it could be E\_TMR0 / E\_TMR1 E\_ZM22 \\ TMR3

#### Include

Driver/DrvTIMER.h

#### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid time chann

### Example

/\* Enable external timer-0 cunto debot ace function \*/
DryTIMER EnableComerDe outs TMR0);

# DrvTIMER\_Disable CounterDebounce

#### Prot

t32 t DryTIN FR DisableCou ter Del ounce

E\_TIMER\_C.IA IN L ch

);

# Description

Disable the detailine function of specified external counter input source. Only NUC x02 xCx series support this function, ex:NUC140VE3CN.

#### **Parameter**

ch [in]

E\_TIMER\_CHANNEL, it could be E\_TMR0 / E\_TMR1 / E\_TMR2 / E\_TMR3

#### Include

Driver/DrvTIMER.h

#### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVTIMER\_CHANNEL: Invalid timer channel

### Example



/\* Disable external timer-0 counter debounce function \*/ DrvTIMER\_DisableCounterDebounce (E\_TMR0);

# DrvTIMER\_SelectCounterDetectPhase

#### **Prototype**

# Description

This function is used to configure the context detect phase of specified source. Only NUC1x0xxxCx series support the function, ex:NUC140VE3CN.

#### **Parameter**

ch [in]

E\_TIMER\_CHANN 2, it said to E\_TMR0 (E\_T) R / E\_TMR2 / E\_TMR3

edge [in]

E\_TIMER\_TX\_PH SL

E\_PHASE\_FOLD IC. A falling case of external counter pin will be counted. E\_RTAS\_TAISING: A rising adde of external counter pin will be counted.

#### Include

Diver/DrvTl MER.h

#### Return Value

E\_SUCCESS: Op ration successful

E\_DRVTIME\_\_\_ HANNEL: Invalid timer channel

#### Example

/\* Configure timer-0 counter detect phase is from low to high \*/
DrvTIMER\_SelectCounterDetectPhase (E\_TMR0, E\_PHASE\_RISING);

# DrvTIMER\_GetVersion

#### **Prototype**

uint32\_t DrvTIMER\_GetVersion (void)

### **Description**

Get the version number of Timer/WDT driver.

#### **Include**

Driver/DrvTIMER.h



#### **Return Value**

Version number:

31:24	23:16	15:8	7:0
00000000	MAJOR_NUM	MINOR_NUM	BUILD_NUM

### Example

/\* Get the current version of Timer Driver \*/
u32Version = DrvTIMER\_GetVersion ();

# DrvWDT\_Open

#### **Prototype**

int32\_t DrvWDT\_Open (E\_WDT\_INTERVAL WDTle).

# Description

Enable WDT engine clock and set WDT till e-out interval.

All bits in WDT register are write protected. The whole with the REGWRPROT bit is enabled or disabled if write the specified WDT bit fail.

#### **Parameter**

### WDTlevel [in]

E\_WDT IN . 2V L., numerate the WKT time-out interval. Refer to WDT IN WY A enameration for item-out value.

#### **Inc** Ide

L iver/DrvT MER.h

#### Return Va.

E\_SUCCESS: Operation successful
E DRVWD1 QLEN. WDT open fail

#### Evample

/\* Set the CDT time-out interval is (2^16)\*WDT\_CLK \*/ DrvWDT\_Open (E\_WDT\_LEVEL6);

# DrvWDT\_Close

### **Prototype**

void DrvWDT\_Close (void)

### **Description**

The function is used to stop/disable WDT relative functions.

All bits in WDT register are write-protected. User must to check the REGWRPROT bit is enabled or disabled if write the specified WDT bit fail.



#### **Parameter**

None

#### **Include**

Driver/DrvTIMER.h

#### **Return Value**

None

#### **Example**

/\* Close Watch Dog Timer \*/
DrvWDT\_Close ();

# DrvWDT\_InstallISR

### **Prototype**

void DrvWDT\_InstallISR (WDT\_SALLBAC WDTISR)

### **Description**

The function is used to in tall VDT interrupt service routile.

All bits in WDT regit or a coverite potented. Use must to check the REGWRPROT bit is enabled or disalted if wise the pecified VDT is fall.

### **Parameter**

#### vWDTISR . □1

The function pointer of the interrupt service routine

# Include

Driver/DrvTIMFR.

#### turn Value

None

### Example

/\* Install the WDT callback function \*/
DrvWDT\_InstallISR ((WDT\_CALLBACK)WDT\_Callback);

# DrvWDT\_loctl

### **Prototype**

int32\_T DrvWDT\_Ioctl (E\_WDT\_CMD uWDTCmd, uint32\_t uArgument)

### **Description**

The function is used to operate more WDT applications, it could be the start/stop the WDT, enable/disable WDT interrupt function, enable/disable WDT time-out wake up function, enable/disable system reset when WDT time-out and set the WDT time-out



interval.

All bits in WDT register are write-protected. User must to check the REGWRPROT bit is enabled or disabled if write the specified WDT bit fail.

#### **Parameter**

# uWDTCmd [in]

**E\_WDT\_CMD** commands, it could be the one of the follow commands

```
E_WDT_IOC_START_TIMER,
```

E\_WDT\_IOC\_STOP\_TIMER,

E WDT\_IOC\_ENABLE\_INT,

E\_WDT\_IOC\_DISABLE\_INT,

E\_WDT\_IOC\_ENABLE \_WAKE

E\_WDT\_IOC\_DISABLE\_WAKEUP,

E\_WDT\_IOC\_RESET\_TIM

E\_WDT\_IOC\_ENABLE\_R SET EUNC

E\_WDT\_IOC\_DISABLE\_RESI \_Fb\_IC :

E\_WDT\_IOC\_SET\_INTERVAL

### uArgument [in]

Set the argument for the specified VDT command

#### Include

Driver/DrvTIN ...

#### Return Value

SUCCESS, Speration successful

E DRVWD CMD: Invalid VD1 command

### Example

/\* Start to count YD Thy calling WDT\_IOC\_START\_TIMER command \*/ DrvWDT\_Oct (E\_VDT\_IOC\_START\_TIMER, 0);



# 5. GPIO Driver

# 5.1. GPIO introduction

NUC100 Medium Density Series has up to 80 General Purpose I/O pins can be shared with other function pins; it depends on the chip configuration. These 80 pins are arranged in 5 ports named with GPIOA, GPIOB, GPIOC, GPIOD and GPIOE, Each port equips maximum 16 pins.

NUC100 Low Density Series has up to 65 General Purpose I/O pins can be shared with other function pins; it depends on the chip configuration and package. These 65 pins are arranged in 5 ports. GPIOA, GPIOB, GPIOC and GPIOD with each port equips maximum 16 pins and GPIOE with 1 pin GPE[5].

# 5.2. GPIO Feature

• Each one of the GPIO pins is independent and has the corresponding register bits to control the pin mode function and data.

• The 1/O type of each of 1/O pins can be independently software configured as input, output, open-drain or quasi-bidirectional mode.

# 5.3. Type Definition

# E\_DRVGRIQ\_PORT

Enumeration Identifier	Value	Description
B_GPA	0	Define GPIO Port A
E_GPB	1	Define GPIO Port B
E_GPC	2	Define GPIO Port C
E_GPD	3	Define GPIO Port D
E_GPE	4	Define GPIO Port E

### E DRVGPIO IO

Enumeration Identifier	Value	Description
E_IO_INPIT	0	Set GPIO as Input mode
E_IO_OUTPUT	1	Set GPIO as Output mode
E_IO_OPENDRAIN	2	Set GPIO as Open-Drain mode
E_IO_QUASI	3	Set GPIO as Quasi-bidirectional mode



# E\_DRVGPIO\_INT\_TYPE

Enumeration Identifier	Value	Description
E_IO_RISING	0	Set interrupt enable by Rising Edge or Level High
E_IO_FALLING	1	Set interrupt enable by Falling Edge or Level Low
E_IO_BOTH_EDGE	2	Set interrupt enable by Both Edges(Rising and Falling)

# E\_DRVGPIO\_INT\_MODE

Enumeration Identifier	Value	Description
E_MODE_EDGE	0	Set interrupt mode is Edge trigger
E_MODE_LEVEL	1	Set interrupt mode is Level trigger

# E\_DRVGPIO\_DBCLKSRC

Enumeration Identifier	Value	Description
E_DBCLKSRC_HCLK	0	De-bounce counter clock source is from HCLK
E_DBCLKSRC_10K	1	De-bounce counter clock source is from internal 10 KHz

# E\_DRVGPIO\_FUNC

Enumeration Identifier	Pins assignment	Description
E_FUNC_GPIO	A(I GP) pins	Set all GPIO pins as GPIO functions
E_FUNC_CLKO	GPB.12	Enable Clock Driver Output function
E_FUNC_I2C0 / E_FUNC_I2C1	GPA.8~9/GPA.10~11	Enable I2C0 and I2C1 functions
E_FUNC_I2S	GPA,15, GPC.0~3	Enable I2S function
E_FUNC_CANO	GPD.6, GPD.7	Enable CAN0 function
E_FUNC_ACMP0 / E_FUNC_ACMP1	GPC.6~₹ / GPC.14~15	Enable ACMP0 and ACMP1 function
E_FUNC_SPI0	GRC.0~3	Enable SPI0 SS0, CLK, MISO0 and MOSI0
E_FUNC_\$PIO_\$S1	GPB.10	Enable SPI0 SS1 function
E_FUNC_SPIO_2BIT_MODE	GPC.4 and GPC.5	Enable SPI0 MISO1 and MOSI1
E_FUNC_SP11	GPC.8~11	Enable SPI1 SS0, CLK, MISO0 and MOSI0
€_FUNC_SPI1_SS1	GPB.9	Enable SPI1 SS1 function
E_FUNC_SPI1_2BIT_MODE	GPC.12 and GPC.13	Enable SPI1 MISO1 and MOSI1
E_FUNC_SPI2	GPD.0~3	Enable SPI2 SS0, CLK, MISO0 and MOSI0
E_FUNC_SPI2_SS1	GPA.7	Enable SPI2 SS1 function
E_FUNC_SPI2_2BIT_MODE	GPD.4 and GPC.5	Enable SPI2 MISO1 and MOSI1
E_FUNC_SPI3	GPD.8~11	Enable SPI3 SS0, CLK, MISO0 and MOSI0
E_FUNC_SPI3_SS1	GPB.14	Enable SPI3 SS1 function
E_FUNC_SPI3_2BIT_MODE	GPD.12 and GPD.13	Enable SPI3 MISO1 and MOSI1
E_FUNC_SPI0_QFN36PIN	GPC.0~3	Enable SPI0 SS0, CLK, MISO0 and MOSI0 for QFN36 package



E_FUNC_SPI0_SS1_QFN36PIN	GPD.1	Enable SPI0 SS1 for QFN36 package
E_FUNC_SPI0_2BIT_MODE_	GPD.2 and GPD.3	Enable SPI0 MISO1 and MOSI1 for
QFN36PIN	GPD.2 and GPD.3	QFN36 package
E_FUNC_ADC0 / E_FUNC_ADC1 /		
E_FUNC_ADC2 / E_FUNC_ADC3 /	GPA.0~7	Enable ADC0/ADC1/ADC2/ADC3/
E_FUNC_ADC4 / E_FUNC_ADC5 /		ADC4/ADC5/ADC6/ADC7 functions
E_FUNC_ADC6 / E_FUNC_ADC7		
E_FUNC_EXTINT0 / E_FUNC_EXTINT1	GPB.14 / GPB.15	Enable External INTO/INT1 functions
E FUNC TMR0/E FUNC TMR1/		Enable TIMERØ/TIMER1/TIMER2/
E_FUNC_TMR2 / E_FUNC_TMR3	GPB.8~11	TIMER3 as Toggle/Counter mode
E_FUNC_T0EX / E_FUNC_T1EX /	GPB.15, GPE.5, GPB.2	Enable TIMERO/TIMER1/TIMER2/
E_FUNC_T2EX / E_FUNC_T3EX	and GPB.3	TIMER3 as external Capture mode
E_FUNC_UART0	GPB.0~3	Enable UARTO RX, TX, RTS and CTS
E_FUNC_UART0_RX_TX	GPB.0~1	Enable UARTO RX, TX
E_FUNC_UART0_RTS_CTS	GPB.2~3	Enable UART0 RTS, CTS
E_FUNC_UART1	GPB.4~7	Enable UAT1 RX, TX, RTS and CTS
E_FUNC_UART1_RX_TX	GPB.4~5	Enable ART1 RX, TX
E_FUNC_UART1_RTS_CTS	GPB.6-7	Enal le JARTTRTS, CTS
E_FUNC_UART2	GRD:314-115	Friable U/ RT2 RX, TX
E_FUNC_PWM01 /	GPA:12~13/	
E_FUNC_PWM23 /	GPA.14~15/	Enable PWM01/PWM23/PWM45/
E_FUNC_PWM45 /	GPB.11, GPE.5/	RWM67 functions
E_FUNC_PWM67	GPE.0~12	
E_FUNC_PWM0 / E_FUNC_PWM1 //	GPA.12 / GPA.13	
E_FUNC_PWM2 / E_FUNC_PWM3 /		Enable PWM0/PWM1/PWM2/PWM3/
E_FUNC_PWM4   E_FUNC_PWM5   E_FUNC_PWM7	GPB.117 GPE 57	PWM4/PWM5/PWM6/PWM7 functions
E_FUNC_FVVIVIOX E_FUNC_FVXIVIT	GPE-17 GPE-14~15	
E_FUNC_EBI_8B	GLC.6 7,GPA.6~7,	Enable EBI with 8 bit address width
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GPB.6~7,GPA10~11	Enable EBI Will 6 bit address width
	GPB:12~13,GPC.14~15	
	GPC.6~7,GPA.6~7,	
E_FUNC_EBI_16B	GPA.5~1,GPA.12~14,	Enable EBI with 16 bit address width
	GPB.6~7,GPA10~11	
	GPB.2~3	

# 5.4. Macros

# \_DRVGPIO\_DOUT

# **Prototype**

\_DRVGPIO\_DOUT (PortNum, PinNum)

# Description

This macro is used to control I/O Bit Output/Input Control Register of the specified pin. User can set output data value of the specified pin by calling \_DRVGPIO\_DOUT macro, if the



GPIO pin is configured as output mode. Or get the input data value by calling \_DRVGPIO\_DOUT directly, if the GPIO pin is configured as input mode.

#### Note

Only NUC1x0xxxBx and NUC1x0xxxCx series support this function, ex:NUC140RD2BN and NUC140VE3CN. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix in details.

#### **Parameter**

#### PortNum [in]

Specify the GPIO port. It could be 0~4 to carespond to be CPIO A/B/C/D/E.

#### PinNum [in]

Specify pin of the GPIO port. It could be 0~15

#### Include

Driver/DrvGPIO.h

#### **Example**

# GPA\_[n] / GPB\_[n] / GRC\_[N] / GPD\_[n] / GPE\_[n]

#### **Prototype**

```
GPA_0~G?A_15 / GPB_0~GPB_15 / GPC_0~GPC_15 / GPD_0~GPD_15 / GPE_0~124 15
```

#### **Description**

These macros are the same as \_DRVGPIO\_DOUT macro but without any parameters. User can use the macro define directly like GPA\_0 to output data to the specified pin, or get pin value from this specified pin.

#### Note

Only NUC1x0xxxBx and NUC1x0xxxCx series support this function, ex:NUC140RD2BN and NUC140VE3CN. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix in details.

### **Parameter**

None



#### Include

Driver/DrvGPIO.h

#### Example

```
/* Configure GPA-1 to output mode */
DrvGPIO_Open (E_GPA, 1, E_IO_OUTPUT);
/* Set GPA-1 to high */
GPA_1 = 1;
/* ...... */
/* Configure GPB-3 to input mode */
uint8_t u8PinValue;
DrvGPIO_Open (E_GPB, 3, E_IO_INPUT);
/* Get GPB-3 pin value */
u8PinValue = GPB_3;
```

# 5.5. Functions

# DrvGPIO\_Open

### **Prototype**

int32\_t DrvGPIO\_Open (

DR GROORT OT

ink 2\_t

i. 2Bi

DRVGPIO\_IO 1 od

# Description

Set the specified SPO in to the specified GPIO operation mode.

#### Pagameter

#### port In

**E\_DR** GPIO\_PORT, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE.

#### i32Bit [in]

Specify pin of the GPIO port. It could be 0~15.

# mode [in]

**E\_DRVGPIO\_IO**, set the specified GPIO pin to be E\_IO\_INPUT, E\_IO\_OUTPUT, E\_IO\_OPENDRAIN or E\_IO\_QUASI mode.

#### Include

Driver/DrvGPIO.h

### **Return Value**



```
E_SUCCESS: Operation successful
```

E\_DRVGPIO\_ARGUMENT: Incorrect argument

#### Example

```
/* Configure GPA-0 to GPIO output mode and GPA-1 to GPIO input mode*/
DrvGPIO_Open (E_GPA, 0, E_IO_OUTPUT);
DrvGPIO_Open (E_GPA, 1, E_IO_INPUT);
```

# DrvGPIO\_Close

### **Prototype**

int32\_t DrvGPIO\_Close (E\_DRVGPIO\_PORT port, 1432\_t i3.8it)

#### **Description**

Close the specified GPIO pin function and et the pin to quasi-likerectional mode.

#### **Parameter**

# port [in]

**E\_DRVGPIO\_PORIT**, specific Colo port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE

### i32Bit [in]

Specify pure the Grap port. It could be ~15.

#### **Include**

L iver/DrvC IO.

#### Return Va.

E SUCCESS: Operation successful

E\_DRVGPIC ARGUMENT: Incorrect argument

#### Example

/\* Close CA-0 function and set to default quasi-bidirectional mode \*/ DrvGPIO\_Close (E\_GPA, 0);

# DrvGPIO\_SetBit

### **Prototype**

int32\_t DrvGPIO\_SetBit (E\_DRVGPIO\_PORT port, int32\_t i32Bit)

### **Description**

Set the specified GPIO pin to 1.

#### **Parameter**

port [in]



**E\_DRVGPIO\_PORT**, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE.

#### i32Bit [in]

Specify pin of the GPIO port. It could be 0~15.

#### Include

Driver/DrvGPIO.h

#### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVGPIO\_ARGUMENT: Incorrect argue and

### Example

/\* Configure GPA-0 as GPIO output ode DrvGPIO\_Open (E\_GPA, 0, E\_IO\_ODSPL1); /\* Set GPA-0 to 1(high) \*/ DrvGPIO\_SetBit (E\_GPA, 0);

# DrvGPIO\_GetBit

#### **Prototype**

int32\_t DrvGP D\_G tBi (E\_I RVGPIO\_L ORT port, int32\_t i32Bit)

#### Description

et the pin value from the specified input GPIO pin.

#### Param er

#### port [in

**E\_DRV(1)** Q.P. RT, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD un E\_PE.

#### 32Bit kin

Sectify pin of the GPIO port. It could be  $0\sim15$ .

### Include

Driver/DrvGPIO.h

### **Return Value**

The specified input pin value: 0 / 1

E\_DRVGPIO\_ARGUMENT: ncorrect argument

### **Example**

int32\_t i32BitValue;
/\* Configure GPA-1 as

/\* Configure GPA-1 as GPIO input mode\*/
DrvGPIO\_Open (E\_GPA, 1, E\_IO\_INPUT);
i32BitValue = DrvGPIO\_GetBit (E\_GPA, 1);

V1.05.001



```
if (u32BitValue == 1)
{
      printf("GPA-1 pin status is high.\n");
} else
{
      printf("GPA-1 pin status is low.\n");
}
```

# DrvGPIO\_CIrBit

# **Prototype**

int32\_t DrvGPIO\_ClrBit (E\_DRVGPIO\_POλ Γ pol. int32\_t 32Bit)

#### **Description**

Set the specified GPIO pin to 0.

### **Parameter**

### port [in]

**E\_DRVGPIO\_POR**(), special (GPL) port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPC.

### i32Bit [in]

Specify pill of the GNO ort. It could be 0-15

#### Incl ae

river/DrvGPIC \

#### Return

E SUCCESS: Operation successful

E\_DRVGPIQ\_ARCUMENT: Incorrect arguments

#### Example

```
/* Comigare VPA-0 as GPIO output mode*/
DrvGPIO_Open (E_GPA, 0, E_IO_OUTPUT);
/* Set GPA-0 to 0(low) */
DrvGPIO_ClrBit (E_GPA, 0);
```

# DrvGPIO\_SetPortBits

#### **Prototype**

```
int32_tDrvGPIO_SetPortBits (E_DRVGPIO_PORT port, int32_t i32Data)
```

### **Description**

Set the output port value to the specified GPIO port.

#### **Parameter**



### port [in]

**E\_DRVGPIO\_PORT**, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE.

#### i32Data [in]

The data output value. It could be 0~0xFFFF.

#### Include

Driver/DrvGPIO.h

#### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVGPIO\_ARGUMENT: Incorrect argument

#### **Example**

/\* Set the output value of GPA port to 0x1 34 \*/ DrvGPIO\_SetPortBits (E\_GPA, 0x1234);

# **DrvGPIO GetPortBits**

#### **Prototype**

int32\_t DrvGPV SetPo Bits DRVG (IO\_F)P port)

# Description .

et the input, ort value from the specified GPIO port

#### Paran eter

#### port [m

**E\_DRVGPIO\_\_\_\_\_RT**, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_SPE.

#### Include

Driver/Dr. G. IO.h

# **Return Value**

The specified input port value:  $0 \sim 0xFFFF$ 

E\_DRVGPIO\_ARGUMENT: Incorrect argument

#### Example

/\* Get the GPA port input data value \*/
int32\_t i32PortValue;
i32PortValue = DrvGPIO\_GetPortBits (E\_GPA);

# DrvGPIO\_GetDoutBit

### **Prototype**



int32 t DrvGPIO GetDoutBit (E DRVGPIO PORT port, int32 t i32Bit)

## **Description**

Get the bit value from the specified Data Output Value Register. If the bit value is 1, it's meaning the pin is output data to high. Otherwise, it's output data to low.

#### **Parameter**

# port [in]

**E\_DRVGPIO\_PORT**, specify GPIO port. It could be **E\_CPA\_Z\_SPB\_E\_GPC**, **E\_GPD** and **E\_GPE**.

# i32Bit [in]

Specify pin of the GPIO port. It could be 0~15.

#### **Include**

Driver/DrvGPIO.h

#### **Return Value**

The bit value of the spec sed revist 20/1 E\_DRVGPIO\_ARGUMENT Incorrect regume

# **Example**

```
/* Get the GPA 1 day out out value */
int32_t i32.4tV by,
iv the Yalue = Dry SPIC_GetDov Biy (E_GPA, 1)
```

# DryGPIO GetPo tDoutBits

# **Prototype**

int32\_t DrvGPIO\_GATP\_ttDoutBits (E\_DRVGPIO\_PORT port)

#### **Description**

Get the pure alue from the specified Data Output Value Register. If the corresponding bit of the return, but value is 1, it means the corresponding bit is output data to high. Otherwise, it's output data to low.

## **Parameter**

# port [in]

 $E\_DRVGPIO\_PORT$ , specify GPIO port. It could be  $E\_GPA$ ,  $E\_GPB$ ,  $E\_GPC$ ,  $E\_GPD$  and  $E\_GPE$ .

#### Include

Driver/DrvGPIO.h

## **Return Value**

The portt value of the specified register:  $0 \sim 0xFFFF$ 



E\_DRVGPIO\_ARGUMENT: Incorrect argument

# Example

```
/* Get the GPA port data output value */
int32_t i32PortValue;
i32PortValue = DrvGPIO_GetPortDoutBits (E_GPA);
```

# DrvGPIO\_SetBitMask

# **Prototype**

int32\_t DrvGPIO\_SetBitMask (E\_DRVGPIO\_L\_RT pol\_int32\_ti3\_\_t)

# **Description**

This function is used to protect the writer ta function of the corresponding GPIO pin. When set the bit mask, the write signal is maked and write data to the protect bit is ignored.

## **Parameter**

```
port [in]
```

**E\_DRVGPIO\_POR** Specify GPL) port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE

# i32Bit [in]

Specify pi of the G. IO port. It could be 0 15.

# Inclu

river/DrvGPk h

## Return Value

E SUCCESS: Operation successful

# Example

\* Protect (n. 4 ) write data function \*/
DrvGPA SetBhMask (E\_GPA, 0);

# DrvGPIO\_GetBitMask

## **Prototype**

int32\_t DrvGPIO\_GetBitMask (E\_DRVGPIO\_PORT port, int32\_t i32Bit)

# Description

Get the bit value from the specified Data Output Write Mask Register. If the bit value is 1, it means the corresponding bit is protected. And write data to the bit is ignored.

#### **Parameter**

port [in]



**E\_DRVGPIO\_PORT**, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE.

# i32Bit [in]

Specify pin of the GPIO port. It could be 0~15.

## Include

Driver/DrvGPIO.h

#### **Return Value**

The bit value of the specified register: 0 / 1

# **Example**

/\* Get the bit value from GPA Data Output Write Mask Resister int32\_t i32MaskValue; i32MaskValue = DrvGPIO\_GetBittM sk (F. GPA, 0); /\* If (i32MaskValue = 1), its meaning GPA 0 is write protected of the control of the

# DrvGPIO\_CIrBitMask

## **Prototype**

int32\_t DrvGPIO\_ClaBitMark (ExaRVGPIO\_PCRT\_fort, int32\_t i32Bit)

# **Description**

This function is used to amove the crite protect function of the the corresponding GPIOpin. If the remove he bit mask, write data to the corresponding bit is workable.

#### Paral eter

#### port [h.

**E\_DRVGPIO\_ RT**, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_RE.

#### 32Bit [in

Specify in of the GPIO port. It could be  $0\sim15$ .

# Include

Driver/DrvGPIO.h

## **Return Value**

E\_SUCCESS: Operation successful

## **Example**

/\* Remove the GPA-0 write protect function \*/ DrvGPIO\_ClrBitMask (E\_GPA, 0);



# DrvGPIO SetPortMask

# **Prototype**

int32\_t DrvGPIO\_SetPortMask (E\_DRVGPIO\_PORT port, int32\_t i32MaskData)

## **Description**

This function is used to protect the write data function of the corresponding GPIO pins. When set the bits are masked, write data to the protect the protect.

## **Parameter**

# port [in]

**E\_DRVGPIO\_PORT**, specify GPIO port. It could be **E\_GPA**, **E\_GPB**, **E\_GPC**, **E\_GPD** and **E\_GPE**.

## i32MaskData [in]

Specify pins of the GPIO port. It coal, oe o 0xFFFF.

#### **Include**

Driver/DrvGPIO.h

#### **Return Value**

E\_SUCCESS: Operation accessful

E\_DRVGPIO\_ARG ME TO noorre any me

#### Exa ole

Protect GPA-w4 write data function Dr GPIO\_Se PortMask (2\_SPX (M1);

# rv@IO GetPortMa

#### rototyne

int32\_t Prv GPA \_ GetPortMask (E\_DRVGPIO\_PORT port)

#### Description

Get the port value from the specified Data Output Write Mask Register. If the corresponding bit of the return port value is 1, it's meaning the bits are protected. And write data to the bits are ignored.

# **Parameter**

## port [in]

 $E\_DRVGPIO\_PORT,$  specify GPIO port. It could be  $E\_GPA,$   $E\_GPB,$   $E\_GPC,$   $E\_GPD$  and  $E\_GPE.$ 

#### Include

Driver/DrvGPIO.h



#### **Return Value**

The portt value of the specified register:  $0 \sim 0xFFFF$ 

## Example

```
/* Get the port value from GPA Data Output Write Mask Resister */
int32_t i32MaskValue;
i32MaskValue = DrvGPIO_GetPortMask (E_GPA);
/* If (i32MaskValue = 0x11), its meaning GPA-0/4 are protected */
```

# DrvGPIO\_CIrPortMask

# **Prototype**

```
int32 t DrvGPIO ClrPortMask (E DRVGPIO POR'N ort, int32 t i32MaskData)
```

## **Description**

This function is used to remove the write protect function of the corresponding GPIO pins. After remove those bits mask, write data to be corresponding that are workable.

#### **Parameter**

```
port [in]
```

```
E_DRVGPIO_L ORT | peck_GPIO por Uccoult be E_GPA, E_GPB, E_GPC, E_GPD and E_GPE
```

#### i32MaskD a [n]

specify ins or be PIO por . It ould be 0~0xFFFF.

#### Include

Drive DryG O.h

#### keturn Value

E\_SUCCESS Operation successful

#### Example

```
/* Remove he GPA-0/4 write protect function */
DrvGPIO_ClrPortMask (E_GPA, 0x11);
```

# DrvGPIO\_EnableDigitalInputBit

## **Prototype**

## **Description**

Enable IO digital input path of the specified GPIO input pin.



# **Parameter**

port [in]

**E\_DRVGPIO\_PORT**, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE.

pin [in]

Specify pin of the GPIO port. It could be be 0~15.

#### Include

Driver/DrvGPIO.h

## **Return Value**

E\_SUCCESS: Operation successful

# **Example:**

/\* Enable GPA.0 IO digital input pat.

DrvGPIO\_EnableDigitalInputBit (E\_Gl A, 0);

# DrvGPIO\_DisableDigital appl Bit

## **Prototype**

int32\_t DrvGPIO\_Disg let igitarInputP

\_DP GNO ORT

E RVC 10 PIN 3B

#### **Description**

Disa digital input 14th of the specified GPIO input pin.

# **P**arameter

port [in

**TRY GPIO\_PORT**, specify GPIO port. (co.ld be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE.)

pin [in]

Specify pin of the GPIO port. It could be be 0~15.

## Include

Driver/DrvGPIO.h

## **Return Value**

E\_SUCCESS: Operation successful

# **Example:**

/\* Disable GPA.0 IO digital input path \*/
DrvGPIO\_DisableDigitalInputBit (E\_GPA, 0);



# **DrvGPIO EnableDebounce**

# **Prototype**

int32\_t DrvGPIO\_EnableDebounce (E\_DRVGPIO\_PORT port, int32\_t i32Bit)

# **Description**

Enable the de-bounce function of the specified GPIO input pin.

## **Parameter**

# port [in]

**E\_DRVGPIO\_PORT**, specify GPIO por a could be **E\_GP**. **E\_GPB**, **E\_GPC**, **E\_GPD** and **E\_GPE**.

# i32Bit [in]

Specify pin of the GPIO port. It could be 0~15

# Include

Driver/DrvGPIO.h

#### **Return Value**

E\_SUCCESS: Opera on s sees. ful

## **Example**

/\* Enable A-watern t de-bounce auch in \*/

#### DryGPIO Disabi Debource

# Prototype

int32\_t DrvGPIV\_2\tableDebounce (E\_DRVGPIO\_PORT port, int32\_t i32Bit)

#### Description

Disable the A-bounce function of the specified GPIO input pin.

## **Parameter**

# port [in]

**E\_DRVGPIO\_PORT**, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE.

# i32Bit [in]

Specify pin of the GPIO port. It could be 0~15.

# Include

Driver/DrvGPIO.h

#### **Return Value**



E\_SUCCESS: Operation successful

## **Example**

/\* Disable GPA-0 interrupt de-bounce function \*/ DrvGPIO\_DisableDebounce (E\_GPA, 0);

# DrvGPIO SetDebounceTime

# **Prototype**

```
int32_t DrvGPIO_SetDebounceTime (
    uint32_t u32CycleSelection,
    E_DRVGPIO_DBCLKSRC ClockSource)
```

# **Description**

Set the interrupt de-bounce sampling time based of the de-bounce counter clock source. If the de-bounce clock source is from a ternal 10 kHz and sampling cycle selection is 4. The target de-bounce time is  $(2^4)^3 1/(2^4)^2 1000$ ) s = 16\*0.9001 s = 1600 us, and system will sampling interrupt input of a per 600 p.

## **Parameter**

# u32CycleSelecton 13

The problem sampling cycle selection the range of value is from  $0 \sim 15$ . The target debounce time is (0)(u32Cy (less lection))\*(ClockSource) second.

#### lockSource [in

T\_DRV PIO\_DBCLK, Result could be DBCLKSRC\_HCLK or DBCLKSRC\_10K.

#### Æclude

Driver/DrvGPIC h

#### Remrn Value

E\_SUCSASS Operation successful

E\_DRVGPIO\_ARGUMENT: Incorrect argument

# Example

/\* Set de-bounce sampling time to 1600 us. (2^4)\*(10 KHz) \*/ DrvGPIO\_SetDebounceTime (4, E\_DBCLKSRC\_10K);

# DrvGPIO\_GetDebounceSampleCycle

# **Prototype**

int32 t DrvGPIO GetDebounceSampleCycle (void)

## **Description**



This function is used to get the number of de-bounce sampling cycle selection.

#### **Parameter**

None

# Include

Driver/DrvGPIO.h

#### **Return Value**

Number of the sampling cycle selection:  $0 \sim 15$ 

# **Example**

int32\_t i32CycleSelection; i32CycleSelection = DrvGPIO\_GetDelanceSampleCyc (); /\* If i32CycleSelection is 4 and clock tourd from 10 KHz. /\* /\* It's meaning to sample interrupt input to a px 16\*100us. \*/

# DrvGPIO\_EnableInt

# **Prototype**

int32\_t DrvGPIO\_Extoler(

E\_DRVGPY\_PORT port

int32\_t32\_sit

E\_DRVGPY\_INT\_TYPE Tigs\_Type

E\_DRVGPY\_INT\_MCOE Mose

## scription

Enable the interlapt 4 action of the specified GPIO pin. Except for GPB.14 and GPB.15 pins.

#### Parameter

#### port [iii]

**E\_DRVGPIO\_PORT**, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE.

## i32Bit [in]

Specify pin of the GPIO port. It could be  $0\sim15$ . But the GPB.14/15 is only used for external interrupt 0/1.

# TriggerType [in]

**E\_DRVGPIO\_INT\_TYPE**, specify the interrupt trigger type. It could be E\_IO\_RISING, E\_IO\_FALLING or E\_IO\_BOTH\_EDGE and it's meaning the interrupt function enable by rising edge/high level, falling edge/low level or both rising edge and falling edge. If the interrupt mode is E\_MODE\_LEVEL and interrupt type is E\_BOTH\_EDGE , then calling this API is ignored.

#### Mode [in]



 $\label{eq:control} \textbf{E\_DRVGPIO\_INT\_MODE}, specify the interrupt mode. It could be E\_MODE\_EDGE or E\_MODE\_LEVEL to control the interrupt is by edge trigger or by level trigger. If the interrupt mode is E\_MODE\_LEVEL and interrupt type is E_BOTH_EDGE , then calling this API is ignored.$ 

## Include

Driver/DrvGPIO.h

#### **Return Value**

E\_SUCCESS: Operation successful

E\_DRVGPIO\_ARGUMENT: Incorrect argume

## Example

/\* Enable GPB-13 interrupt function a larger rising and edge trigger. \*/
DrvGPIO\_EnableInt (E\_GPB, 13, E\_O\_R VING, E\_MODE\_EDGE);

# **DrvGPIO DisableInt**

## **Prototype**

int32\_t DrvGPIO\_DiselleInt \( \bar{L} \) D. \( \bar{L} \) IO\_PORT p. \( \tau\_t \) it32\_t i32Bit)

## **Description**

Disable the interrupt ductors of the specified G IO pin. Except for GPB.14 and GPB.15 pins

#### Par meter

# port[in]

E\_B\_GPIO\_LORT, specify GPIO port. It could be E\_GPA, E\_GPB, E\_GPC, E\_GPD and E\_GPE.

# i32Bit [in]

Specify pinor he GPIO port. It could be  $0\sim15$ . But the GPB.14/15 is only used for external interrupt 0/1.

#### Include

Driver/DrvGPIO.h

# **Return Value**

E\_SUCCESS: Operation successful

## **Example**

/\* Disable GPB-13 interrupt function. \*/
DrvGPIO\_DisableInt (E\_GPB, 13);

# DrvGPIO SetIntCallback

# **Prototype**

```
void DrvGPIO_SetIntCallback (
GPIO_GPAB_CALLBACK pfGPABCallback,
GPIO_GPCDE_CALLBACK pfGPCDECallback
)
```

# **Description**

Install the interrupt callback function for GPA/GB port and GP VGA GPE port, except GPB.14 and GPB.15 pins.

#### **Parameter**

pfGPABCallback [in], the function pointer of GPA/GPB callback function.
pfGPCDECallback [in], the function per of GPC/GPD/GPS callback function.

#### Include

Driver/DrvGPIO.h

#### **Return Value**

None

# **Example**

set JPAA and CPC /E inter up all tack functions \*/
rvGPIO Seth Callback (GPAPC (lb) ek, GPCDECallback);

# VGPIO\_Lable EINTO

# rototype

```
VOID DRVGPIC ENABLEEINTO (

E_RR (GRX)_INT_TYPE TriggerType,

E_DXVCPIO_INT_MODE Mode,

GPIO_EINTO_CALLBACK pfEINTOCallback
)
```

## **Description**

Enable the interrupt function for external GPIO interrupt from /INT0(GPB.14) pin.

## **Parameter**

# TriggerType [in]

**E\_DRVGPIO\_INT\_TYPE**, specify the interrupt trigger type. It could be E\_IO\_RISING, E\_IO\_FALLING or E\_IO\_BOTH\_EDGE and it's meaning the interrupt function enable by rising edge/high level, falling edge/low level or both rising edge and falling edge. If



the interrupt mode is  $E\_MODE\_LEVEL$  and interrupt type is  $E\_BOTH\_EDGE$  , then calling this API is ignored.

# Mode [in]

**E\_DRVGPIO\_INT\_MODE**, specify the interrupt mode. It could be E\_MODE\_EDGE or E\_MODE\_LEVEL to control the interrupt is by edge trigger or by level trigger. If the interrupt mode is E\_MODE\_LEVEL and interrupt type is E\_NOTH\_EDGE , then calling this API is ignored

# pfEINT0Callback [in]

It's the function pointer of the external INTO callback function

#### Include

Driver/DrvGPIO.h

## **Return Value**

None

# Example

/\* Enable external INTO sterrust a skalling and both algorithms fer. \*/
DrvGPIO\_EnableEINTO (2.10\_10TH) EDGE, E\_NODE\_LDGE, EINT1Callback);

# DrvGPIO\_DisableEINT

# **Prototype**

ad DryGP. Disa. ANTO (v. id)

## **Description**

Disable the interrupt function for external GPIO interrupt from /INTO (GPB.14) pin.

## arameter

None

#### Include

Driver/Dry SPIO.h

#### Return Value

None

## **Example**

/\* Disable external INT0 interrupt function. \*/
DrvGPIO\_DisableEINT0 ();

# DrvGPIO\_EnableEINT1

## **Prototype**

void DrvGPIO\_EnableEINT1 (



```
E_DRVGPIO_INT_TYPE TriggerType,
E_DRVGPIO_INT_MODE Mode,
GPIO_EINT0_CALLBACK pfEINT0Callback
)
```

# **Description**

Enable the interrupt function for external GPIO interrupt from /PTS1(O.B.15) pin.

#### **Parameter**

# TriggerType [in]

**E\_DRVGPIO\_INT\_TYPE**, specify the interrupt trigger wpe. It could be E\_IO\_RISING, E\_IO\_FALLING or E\_IO\_BOTH\_EDGE and it is meaning the interrupt function enable by rising edge/high level, falling of a flow level or both rising edge and falling edge. If the interrupt mode is E\_MODE\_EVE and interrupt type is E\_BOTH\_EDGE, then calling this API is ignored.

# Mode [in]

**E\_DRVGPIO\_INT. MO** (É, s) eify the interrupt node incould be E\_MODE\_EDGE or E\_MODE\_LEVEL to be a roll the interrupt is by edge trigger or by level trigger. If the interrupt mode is E\_NOD. LEVEL and interrupt type is E\_BOTH\_EDGE, then calling this API again red

# pfEINT1Callb

It's the function pointer of the external INT callback function.

#### Inc. de

L iver/DrvC 10.

# Return Va

None

## kample

/\* Enable et terna INT1 interrupt as low level trigger. \*/
DrvGP: VEA.bleEINT1 (E\_IO\_FALLING, E\_MODE\_LEVEL, EINT1Callback);

# DrvGPIO\_DisableEINT1

#### **Prototype**

void DrvGPIO\_DisableEINT1 (void)

# **Description**

Disable the interrupt function for external GPIO interrupt from /INT1(GPB.15) pin.

#### **Parameter**

None

# Include



Driver/DrvGPIO.h

#### **Return Value**

None

# Example

/\* Disable external INT1 interrupt function. \*/
DrvGPIO\_DisableEINT1 ();

# DrvGPIO\_GetIntStatus

# **Prototype**

uint32\_t DrvGPIO\_GetIntStatus (E\_DRVGPIO\_POR.cort)

# **Description**

Get the port value from the specified Intercept The ger Source, add ator Register. If the corresponding bit of the return port value is a it's meaning the interrupt occurred at the corresponding bit. Otherwise, to the rupt occurred at that but

## **Parameter**

port [in]

E\_DRVGP: POLIT, sp. ify GPIC port. A could be E\_GPA, E\_GPB, E\_GPC, E\_GPD at E\_CE.

#### Incl. de

river/DrvGPIC

#### Return

The portt value of the specified register: 0 ~ 0xFFFF

## xample

/\* Get CPA into supt status. \*/
int32\_tilen TStatus;
i32INTStatus = DrvGPIO\_GetIntStatus (E\_GPA);

# DrvGPIO\_InitFunction

# **Prototype**

int32\_t DrvGPIO\_InitFunction (E\_DRVGPIO\_FUNC function)

# **Description**

Initialize the specified function and configure the relative pins for specified function used.

#### Note

Not all the chips support these functions. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix in details.



#### **Parameter**

#### function [in]

DRVGPIO\_FUNC, specified the relative GPIO pins as special function pins. It could be:

E\_FUNC\_GPIO,

E\_FUNC\_CLKO,

E\_FUNC\_I2C0 / E\_FUNC\_I2C1,

E\_FUNC\_I2S,

E FUNC CANO,

E\_FUNC\_ACMP0 / E\_FUNC\_ACMP1

E\_FUNC\_SPI1 / E\_FUNC\_SPI1 / SLYE\_FUNC\_SPIN\_2BIT\_MODE

E\_FUNC\_SPI2 / E\_FUNC\_SPI2\_SS1 / I\_FUNC\_SPI2\_2BIT\_MODE,

E\_FUNC\_SPI3 / E\_FUNC\_SPI3\_SS1 / E\_FUNC\_SPI3\_2BIT\_MODE, E\_FUNC\_SPI0\_OFN36PY / FUNC\_SPI0\_SS1\_OFN36PIN /

E\_FUNC\_SPI0\_2BIT\_MCQE\_ EN36PIN,

E\_FUNC\_ADC0 / E\_FUNC\_ADC3 / E\_FUNC\_ADC3 /

E\_FUNC\_ADC4 / E\_FUNC\_ADC5 / \_FUNC\_ADC6 \ FUNC\_ADC7,

E\_FUNC\_EXTINTO\_\_\_FUNC\_\_\_NT1

E\_FUNC\_TMR0 / \_FU\_C\_TMR1 / E\_FUNC\_TMR2 / E\_FUNC\_TMR3,

E\_FUNC\_LIART\ \ E\_YUN \_UARTO\_RX\_TX / E\_FUNC\_UARTO\_RTS\_CTS,

E\_FUNC\_UALTI / \ FUNC\_UAKI\\_RX\_IX / E\_FUNC\_UARTI\_RTS\_CTS,

E\_FUNC\_UALT. \E\_FUNC\_UART2\_RTS\_CTS,

E\_1 JNC\_PV M01 / É\_FUNC\_PWM25 / E\_FUNC\_PWM45 / E\_FUNC\_PWM67,

LIN PWM. / E\_FUNC\_PWM2 / E\_FUNC\_PWM3 / FUNC\_P M4 / E\_VNN PWM5 / E FUNC PWM6 / E FUNC PWM7,

E FUNC\_SI\_8B (E F) NC EBI\_16B,

# Inclu

Driver, IO.h

# Return Value

E\_SUCCESS. So ration successful

E\_DRV XP.O\_ARGUMENT: Incorrect argument

# Example

/\* Init UARTO RX, TX, RTS and CTS function \*/
DrvGPIO\_InitFunction (E\_FUNC\_UARTO);

# DrvGPIO\_GetVersion

## **Prototype**

uint32\_t DrvGPIO\_GetVersion (void)

## **Description**

This function is used to return the version number of GPIO driver.

### Include



Driver/DrvGPIO.h

## **Return Value**

The version number of GPIO driver:

31:24	23:16	15:8	7:0
00000000	MAJOR_NUM	MINOR_NUM	BUILD_NVM





# 6. ADC Driver

#### 6.1. **ADC Introduction**

NuMicro<sup>TM</sup> NUC100 series contain one 12-bit successive approximation analog to digital converters (SAR A/D converter) with 8 input channels. It takes about 27 ADC clock cycles to convert one sample, and the maximum input clock to ADC is 16MHz at 5.0V. The A/D converter supports three operation modes: single, single-cycle scan and continuous scan mode. The A/D-converters can be started by software and external STADC/PB.8 pin. In this document, we will introduce how to use the ADC driver.

#### 6.2. **ADC Feature**

The Analog to Digital Converter includes following features:

- Analog input voltage range: 0~Vref (Max to 5.0V).
- 12 bits resolution.
- Up to 8 analog input channels.
- Maximum ADC ctock frequency is 16MHz.
- Three operating modes
  - Single mode
  - Single-cycle scan mode
  - Continuous scan mode
- An A/D conversion can be started by
  - Software write 1 to ADST bit
- conversion result matches the compare register settings.
- The ADIs include setting conditions and getting conversion data for ADC applications.
- Channel 7 supports 3 input sources: external analog voltage, internal fixed bandgap voltage and internal temperature sensor output.
- Support Self-calibration to minimize conversion error.
- Support single end and differential input signal.



# 6.3. Type Definition

# E\_ADC\_INPUT\_MODE

Enumeration Identifier	Value	Description
ADC_SINGLE_END	0	ADC single end input
ADC_DIFFERENTIAL	1	ADC differential input

# **E\_ADC\_OPERATION\_MODE**

<b>Enumeration Identifier</b>	Value	Description
ADC_SINGLE_OP	0	Single operation mode
ADC_SINGLE_CYCLE_OP	1	Single cycle scan mode
ADC_CONTINUOUS_OP	2	Continuous scan mode

# E\_ADC\_CLK\_SRC

Enumeration Identifier	$\lambda$	Value	Description
EXTERNAL_12MHZ	/ /		External 12MHz clock
INTERNAL_PLL	>, \ \	1//	Internal PLL clock
INTERNAL_HCLK		$\frac{1}{2}$	System clock
INTERNAL_RC22MHZ		3\	Internal 22.1184MHz clock

# E\_ADC\_EXT\_TRI\_GOND

Enumeration Identifier	Value	Description
LOW_LEVEL (	Ø/2 (\)/	Low level trigger
HIGH_LEVEL\	$\sqrt{1}$	High level trigger
FALLING_EDGE	130	Falling edge trigger
RIŞING_EDGE	3	Rising edge trigger

# E\_ADC\_CH7\_SRC

Enumeration Identifier	Value	Description
EXTERNAL_INPUT_SIGNAL	0	External input signal
INTERNAL_BANDGAR	1	Internal bandgap voltage
INTERNAL_TEMPERATURE_SENSOR	2	Internal temperature sensor

# E\_ADC\_CMP\_CONDITION

<b>Enumeration Identifier</b>	Value	Description
LESS_THAN	0	Less than compare data
GREATER_OR_EQUAL	1	Greater or equal to compare data

# $E\_ADC\_DIFF\_MODE\_OUTPUT\_FORMAT$

Enumeration Identifier	Value	Description
UNSIGNED_OUTPUT	0	Unsigned format
TWOS COMPLEMENT	1	2's complement format



# 6.4. Macros

# \_DRVADC\_CONV

# **Prototype**

void \_DRVADC\_CONV (void);

# **Description**

Inform ADC to start an A/D conversion.

# Include

Driver/DrvADC.h

## **Return Value**

None.

# **Example**

/\* Start an A/D convesion \_DRVADC\_CCCCC;

# \_DRVAPO\_SELADS IDT\_FLA

# Prot type

uint: \t\_DF \ADC\_GE\\_A\C\_i\NT\_FLAG (void);

# escription

Get the status of ADC interrupt flag.

#### Include

Driver/Dr. ADC.h

# **Return Value**

0: ADC interrupt does not occur.

1: ADC interrupt occurs.

# Example

/\* Get the status of ADC interrupt flag \*/
if(\_DRVADC\_GET\_ADC\_INT\_FLAG())
printf("ADC interrupt occurs.\n");



# \_DRVADC\_GET\_CMP0\_INT\_FLAG

# **Prototype**

uint32\_t \_DRVADC\_GET\_CMP0\_INT\_FLAG (void);

## **Description**

Get the status of ADC comparator 0 interrupt flag.

## Include

Driver/DrvADC.h

## **Return Value**

0: ADC comparator 0 interrupt does not occur.

1: ADC comparator 0 interrupt occur

# **Example**

/\* Get the status of ADC comparer 0 interruping \*/
if(\_DRVADC\_GET\_CM20\_INT\_V\_AG())

printf("ADC comparator by ten at curs.\n");

# \_DRVADC\_GET\_CMR1\_\_UT\_\_LAG

#### Prototype

int32\_t \_DR ADC\_GET\_CMRI\_NT\_FLAG (void);

#### Description

Get the same of ADC comparator 1 interrupt flag.

# Include

Driver/Drva D.C.

#### Return Valu

0: ADC comparator 1 interrupt does not occur.

1: ADC comparator 1 interrupt occurs.

# Example

/\* Get the status of ADC comparator 1 interrupt flag \*/

 $if(\_DRVADC\_GET\_CMP1\_INT\_FLAG())$ 

printf("ADC comparator 1 interrupt occurs.\n");

# \_DRVADC\_CLEAR\_ADC\_INT\_FLAG

# **Prototype**



void \_DRVADC\_CLEAR\_ADC\_INT\_FLAG (void);

# **Description**

Clear the ADC interrupt flag.

# Include

Driver/DrvADC.h

#### Return Value

None.

# **Example**

/\* Clear the ADC interrupt flag \*/
\_DRVADC\_CLEAR\_ADC\_INT\_FL\_G

# \_DRVADC\_CLEAR\_CMP0\_INT\_FLAG

# **Prototype**

void \_DRVADC\_CLEAR\_ MP. INT FLAG (void

# **Description**

Clear the ADC omporate 0 j terrupt flag

#### Incl

river/DrvAD

#### Return Value

None.

# Example

\* Clear the AUC comparator 0 interrupt flag \*/
\_DR VALC SLEAR\_CMP0\_INT\_FLAG();

# DRVADC\_CLEAR\_CMP1\_INT\_FLAG

# **Prototype**

void \_DRVADC\_CLEAR\_CMP1\_INT\_FLAG (void);

# **Description**

Clear the ADC comparator 1 interrupt flag.

#### **Include**

Driver/DrvADC.h

## **Return Value**



None.

# Example

```
/* Clear the ADC comparator 1 interrupt flag */
_DRVADC_CLEAR_CMP1_INT_FLAG();
```

# 6.5. Functions

# DrvADC\_Open

# **Prototype**

```
void DrvADC_Open (

E_ADC_INPUT_MODE InputMode,

E_ADC_OPERATION_MODE OpMode

uint8_t u8ChannelSelRitwis

E_ADC_CLK_SRC Clee Src,

uint8_t u8AdcDivt or
);
```

# Description

nable the A. C function and configure the related settings.

#### Paran ters

# Input. [n]

Specify the type the analog input signal. It might be single-end or differential input.

ADC\_SINGLE\_END : single-end input mode

ADC\_NIPMORENTIAL : differential input mode

#### OpMood in

Specify the operation mode. It might be single, single cycle scan or continuous scan mode.

ADC\_SINGLE\_OP : single mode

ADC\_SINGLE\_CYCLE\_OP : single cycle scan mode

ADC\_CONTINUOUS\_OP : continuous scan mode

## u8ChannelSelBitwise [in]

Specify the input channels. If software enables more than one channel in single mode, only the channel with the lowest number will be converted and the other enabled channels will be ignored. For example, if user enable channel 2, 3 and 4 in single mode, only channel 2 will be converted. In differential input mode, only the even number of the two corresponding channels needs to be enabled. The conversion result will be placed to the corresponding data register of the selected channel. For example, in single-end input



mode, 0x4 means the channel 2 is selected; in differential input mode, it means channel pair 1 is selected.

## ClockSrc [in]

Specify the clock source of ADC clock.

EXTERNAL\_12MHZ : external 12MHz crystal
INTERNAL\_PLL : internal PLL output

INTERNAL\_HCLK : system clock

INTERNAL\_RC22MHZ : internal 22.1184MHz RC scrilat

## u8AdcDivisor [in]

Determine the ADC clock frequency. The range of u8Ad. Divisor is  $0 \sim 0xFF$ .

ADC clock frequency = ADC clock source frequency / ( u8AdcDivisor + 1 )

#### Include

Driver/DrvADC.h

## **Return Value**

None.

## **Example**

/\* single end in (at, ingle operation mode, character) is selected, ADC clock frequency = 12MHz/(5+1)

C\_C en(A\_C\_S NGLE\_IN) ADC\_SINGLE\_OP, 0x20, EXTERNAL\_12MHZ, 5);

# rvADC\_Cite

# Prototype

void DrvAQC\_&\(\)se (void);

#### Description

Close ADC functions. Disable ADC, ADC engine clock and ADC interrupt.

# Include

Driver/DrvADC.h

## **Return Value**

None.

## Example

/\* Close the ADC function \*/
DrvADC\_Close();



# DrvADC\_SetADCChannel

# **Prototype**

```
void DrvADC_SetADCChannel (
    uint8_t u8ChannelSelBitwise,
    E_ADC_INPUT_MODE InputMode
);
```

# **Description**

Select ADC input channels.

#### **Parameters**

# u8ChannelSelBitwise [in]

Specify the input channels. If soft more than one channel in single mode, only the channel with the lowest numb no the other enabled channels · will will be ignored. For example, if user en in single mode, only channel 2 will be converted even number of the two corresponding chann result will be placed to the nabled. Th corresponding data re imple, in single-end input mode, 0x4 mean al input mode, it means channel pair 1 is selected

## InputMode [in

Specificate are of the analog inple signal. It might be single-end or differential input.

ADC\_SIN GLE\_\_\_\_

: sir gh end input mode

ADC\_DIFFERENTIAL : differential input mode

#### Include

Driver/DrvADCh

#### turn Value

None

# **Example**

/\* In single-end input mode, this function select channel 0 and channel 2; In differential input mode, it select channel pair 0 and channel pair 1. \*/

DrvADC\_SetADCChannel (0x5);

# DrvADC\_ConfigADCChannel7

# **Prototype**

void DrvADC\_ConfigADCChannel7 (E\_ADC\_CH7\_SRC Ch7Src);

# **Description**

Select the input signal source of ADC channel 7.



#### **Parameters**

#### Ch7Src [in]

Specify the analog input source.

 $EXTERNAL\_INPUT\_SIGNAL: external\ analog\ input$ 

INTERNAL\_BANDGAP: internal band gap voltage

INTERNAL\_TEMPERATURE\_SENSOR : internal temperature sensor

#### Include

Driver/DrvADC.h

## **Return Value**

None.

## **Example**

/\* Select the external analog input as the source or channel 7.

DrvADC\_ConfigADCChannel ADATERNAL\_TYPUT\_ACNAL)

# DrvADC\_SetADCInputMode

# **Prototype**

void DrvADC\_SetA\_CIn\_w\_lode (F\_A\_DC\_IN\_PUT\_MODE InputMode);

#### Des aption

Let the ADC input mode.

#### **Parame**l

## InputMode [in]

Specify the riput gode

ADC\_TRYCL\_END : single-end input mode

ADC\_D\_FERENTIAL : differential input mode

## Include

Driver/DrvADC.h

## **Return Value**

None.

## Example

/\* The following statement indicates that the external analog input is a single-end input \*/
DrvADC\_SetADCInputMode(ADC\_SINGLE\_END);



# DrvADC\_SetADCOperationMode

# **Prototype**

void DrvADC\_SetADCOperationMode (E\_ADC\_OPERATION\_MODE OpMode);

## **Description**

Set the ADC operation mode.

## **Parameters**

## OpMode [in]

Specify the operation mode.

ADC\_SINGLE\_OP

ADC\_SINGLE\_CYCLE\_OP

ADC\_CONTINUOUS\_OP

# : single mode

s. gle cycle scan vode

cor scan mode

#### Include

Driver/DrvADC.h

## **Return Value**

None.

## **Example**

folk vings atem at configures the single mode as the operation mode \*/

rvADC\_SetA\_COperationMode(LDC\_SINGLE\_OP);

# rvADC\_S\_ADC CIkSrc

# rototype

void DrvADC\Se ADCClkSrc (E\_ADC\_CLK\_SRC ClockSrc);

#### Description

Select the ADC clock source.

# **Parameters**

## ClockSrc [in]

Specify the ADC clock source.

EXTERNAL\_12MHZ : external 12MHz crystal

INTERNAL\_PLL : internal PLL output

INTERNAL\_HCLK : system clock

INTERNAL\_RC22MHZ : internal 22.1184MHz RC oscillator

#### **Include**

Driver/DrvADC.h



## **Return Value**

None.

## Example

/\* Select the external 12MHz crystal as the clock source of ADC \*/

DrvADC\_SetADCClkSrc (EXTERNAL\_12MHZ);

# DrvADC\_SetADCDivisor

# **Prototype**

void DrvADC\_SetADCDivisor (uint8\_t u8A\_2Di\_sor);

# **Description**

Set the divisor value of ADC clock to leter line the ADC clock frequency.

ADC clock frequency = ADC clock source frequency / ( u8Ad Dr isor + 1 )

# **Parameters**

# u8AdcDivisor [in]

Specify the divisor value. The range of u8  $\triangle$  Is Divisor  $\approx 0 \sim 0$  xFF.

## Include

Driver/Dry Dch

# Ret rn Value

N ne.

# Example

/\* The clock source vi. DC is from external 12MHz crystal. The ADC clock frequency is 2MHz. \*/

DrvADC\_SetADCSlkSrc (EXTERNAL\_12MHZ);

DrvARC\_3 ADČDivisor (5);

# DrvADC\_EnableADCInt

# **Prototype**

# **Description**



Enable ADC interrupt and setup the callback function. As an ADC interrupt occurs, the callback function will be executed. When the ADC interrupt function is enabled and one of the following conditions happens, the ADC interrupt will be asserted.

The A/D conversion of the specified channel is completed in single mode.

➤ The A/D conversions of all selected channels are completed in single cycle scan mode or continuous scan mode.

#### **Parameters**

#### Callback [in]

The callback function of the ADC interrupt,

# u32UserData [in]

The parameter of the callback function.

## Include

Driver/DrvADC.h

#### **Return Value**

None.

## **Example**

/\* ADC interrupt callback function \*/

void AdcIntCa back dints. u32Ust Data

```
gu8AdcIntFlar = 1
```

/\* Enable ADC interrupt and setup the callback function. The parameter 0 will be passed to the callback function. \*/

DrvADC\_En blaAD Int(AdcIntCallback, 0);

# Dry ADC\_Disable ADCInt

# **Prototype**

void DrvADC\_DisableADCInt (void);

# **Description**

Disable the ADC interrupt.

#### **Parameters**

None

#### Include

Driver/DrvADC.h



## **Return Value**

None.

## Example

```
/* Disable the ADC interrupt */
DrvADC_DisableADCInt();
```

# DrvADC\_EnableADCCmp0Int

# **Prototype**

# **Description**

Enable the ADC compare or 0 site capt and setup calcale function. If the conversion result satisfies the compare conductors is tin D vADC\_EnableADC mp0(), a comparator 0 interrupt will be asserted and in calcale function will be executed.

## **Parameters**

# Callback [ ]

The can back it was n of the ADN comparator 0 interrupt.

#### 32UserData

The parameter of the callback function

#### **ો**દીude

Driver/DrvADC

#### Return Value

None.

# **Example**

```
/* ADC comparator 0 interrupt callback function */
void Cmp0IntCallback(uint32_t u32UserData)
{
   gu8AdcCmp0IntFlag = 1;
}
int32_t main()
{
```



```
/\ast Enable the ADC comparator 0 interrupt and setup the callback function. The parameter 0 will be passed to the callback function. \ast/
```

 $DrvADC\_EnableADCCmp0Int(Cmp0IntCallback, 0);$ 

}

# DrvADC\_DisableADCCmp0Int

# **Prototype**

void DrvADC\_DisableAdcmp0Int (void);

# **Description**

Disable the ADC comparator 0 interrupt.

## **Parameters**

None.

## Include

Driver/DrvADC.h

#### **Return Value**

None.

## **Example**

Disable the ADC or parator ( interupt \*

rvADC\_Drabk ADCCmpc(nt(),

# DrvADC\_Ena. ADCCmp Not

# Prototype

void DrvALC\_Ex bleADCCmp1Int (

OR M.C\_ADCMP1\_CALLBACK Callback,

uint32 t u32UserData

);

## **Description**

Enable the ADC comparator 1 interrupt and setup callback function. If the conversion result satisfies the compare conditions set in DrvADC\_EnableADCCmp1(), a comparator 1 interrupt will be asserted and the callback function will be executed.

## **Parameters**

#### Callback [in]

The callback function of the ADC comparator 1 interrupt.

u32UserData [in]



The parameter of the callback function.

#### Include

Driver/DrvADC.h

# **Return Value**

None.

# Example

```
/* ADC comparator 1 interrupt callback function */
void Cmp1IntCallback(uint32_t u32UserData);
{
    gu8AdcCmp1IntFlag = 1;
}
int32_t main()
{
    ...
    /* Enable the ADC = parator 1 = rupt and setup the callback function. The parameter 0 will be passed to the callback function. */
    DrvADC_Enable ADC (mp1IntCallback, 0);
```

# DrvAD Disable ARCCmp14nt

## Prototy

void DrvADC\_Dis bleADCCmp1Int (void);

# escription

Disable the AD Comparator 1 interrupt.

#### Parameters

None.

## Include

Driver/DrvADC.h

# **Return Value**

None.

# Example

/\* Disable the ADC comparator 1 interrupt \*/
DrvADC\_DisableADCCmp1Int();



# **DrvADC GetConversionRate**

# **Prototype**

uint32\_t DrvADC\_GetConversionRate (void);

## **Description**

Get the A/D conversion rate. The ADC takes about 27 ADC clock cycles for converting one sample.

#### **Parameters**

None.

#### Include

Driver/DrvADC.h

## **Return Value**

Return the conversion rate. The unit is sample/second.

## **Example**

/\* The clock source of ADC is from external 12MHz crystal. The ADC clock frequency is 2MHz. The conversion rate is about 74K sample/second \*/

DrvADC\_SetADCCIKSIC (EXTERNAL\_12MHZ);

DrvADC\_SetADCDivisor (5);

\* Get the conversion rate \*/

printf("Conversion rate: %d camples second\n", DrvADC\_GetConversionRate());

# DrvADC\_EnableExtTrigger

## **Prototype**

void DrvADC EnableExtTrigger (E\_ADC\_EXT\_TRI\_COND TriggerCondition);

# Description

Allow the external trigger pin (PB8) to be the trigger source of ADC. The external trigger pin must be configured as an input pin in advance.

#### **Parameters**

## TriggerCondition [in]

Specify the trigger condition. The trigger condition could be low-level / high-level / falling-edge / positive-edge.

LOW\_LEVEL : low level.

HIGH\_LEVEL : high level.

FALLING\_EDGE : falling edge.

RISING\_EDGE : rising edge.



## Include

Driver/DrvADC.h

## **Return Value**

None

# **Example**

/\* Use PB8 pin as the external trigger pin. The trigger condition is law level trigger. \*/
DrvADC\_EnableExtTrigger(LOW\_LEVEL);

# DrvADC\_DisableExtTrigger

# **Prototype**

void DrvADC\_DisableExtTrigger (vo d);

# **Description**

Prohibit the external ADC trig ar.

## **Parameters**

None.

## Include

Driver/Dry DC

# Retern Value

Nα e.

#### **Ex**ample

/\* Disable the ADC external trigger source \*/

DrvADC\_Disable [xtTrigger ();

# ADC\_StartConvert

# **Prototype**

void DrvADC\_StartConvert(void);

# **Description**

Clear the ADC interrupt flag (ADF) and start A/D converting.

## **Parameters**

None.

## Include

Driver/DrvADC.h



# **Return Value**

None.

# **Example**

/\* Clear ADF bit and start converting \*/

DrvADC\_StartConvert();

# DrvADC\_StopConvert

# **Prototype**

void DrvADC\_StopConvert(void);

# **Description**

Stop A/D converting.

## **Parameters**

None.

## Include

Driver/DrvADC.h

# **Return Value**

Vone

#### Exa pple

/\* top converting \*

DrvAD Convert();

# Prv DC\_IsConversion Cone

#### Prototype

uint32\_t3\_vADC\_IsConversionDone (void);

# **Description**

Check whether the conversion action is finished or not.

## **Parameters**

None.

## Include

Driver/DrvADC.h

# **Return Value**

TURE Conversion finished



FALSE In converting

# **Example**

/\* If the ADC interrupt is not enabled, user can call this function to check the state of conversion action \*/

/\* Start A/D conversion \*/

DrvADC StartConvert();

/\* Wait conversion done \*/

while(!DrvADC\_IsConversionDone());

# DrvADC\_GetConversionData

# **Prototype**

int32\_t DrvADC\_GetConversionData vint \_\_\_\_8ChannelNum):

# **Description**

Get the conversion result of the specified ADC channel

#### **Parameters**

## u8ChannelNum [in

Specify the AD Schane The range of this value is  $0\sim7$ 

# Incl

river/DrvAD h

#### Return Value

A 32-bit conversion result. It is generated by extending the original 12 bits conversion result.

# Example

\* Get the volversion result of ADC channel 3 \*/

printh "Curarsion result of channel 3: %d\n", DrvADC\_GetConversionData(3));

# DrvADC\_EnablePDMA

## **Prototype**

void DrvADC\_EnablePDMA (void);

# **Description**

Enable PDMA transfer. User can transfer the A/D conversion result to user-specified memory space by PDMA without CPU intervention. In single mode, only the conversion result of the selected channel will be transferred. In single cycle scan mode or continuous scan mode, the conversion results of all enabled channels will be transferred by PDMA.

#### **Parameters**



None.

#### Include

Driver/DrvADC.h

# **Return Value**

None

# **Example**

/\* Enable PDMA transfer \*/

DrvADC\_EnablePDMA();

# DrvADC\_DisablePDMA

# **Prototype**

void DrvADC\_DisablePDMA (void);

# **Description**

Disable PDMA transfer

## **Parameters**

None.

#### Inclu

river/DrvAD. h

#### Dotum Volue

None

## Example

\* Disable PLVA Lansfer \*/

DrvACC\_D\_ablePDMA();

# DrvADC\_IsDataValid

# Prototype

uint32\_t DrvADC\_IsDataValid (uint8\_t u8ChannelNum);

# **Description**

Check whether the conversion data is valid or not.

#### **Parameters**

# u8ChannelNum [in]

Specify the ADC channel. The range of this value is  $0\sim7$ .



### Include

Driver/DrvADC.h

### **Return Value**

TURE: data is valid FALSE: data is invalid

### Example

```
/* Check if the data of channel 3 is valid. */

If( DrvADC_IsDataValid(3) )

u32ConversionData = DrvADC_GetConversionData(u8Ck nnelNum); /* Get the data */
```

### DrvADC\_IsDataOverrun

### **Prototype**

uint32\_t DrvADC\_IsDataOverr (uint8\_t us "innelNym):

### **Description**

Check whether the cover ion at a severrun canot.

### **Parameters**

u8Channe Nun 1

Specify the A.C. annel. The page of this value is  $0\sim7$ .

#### Include

Drive PrvA C.h

### keturn Value

TURE . Wrr

FALSE A n-överrui

### Example

```
/* Check if the data of channel 3 is overrun. */
If(DrvADC_IsDataOverrun(3))
printf("The data has been overwritten.\n");
```

### DrvADC\_EnableADCCmp0

### **Prototype**

```
int32_t DrvADC_EnableADCCmp0 (
    uint8_t u8CmpChannelNum,
    E_ADC_CMP_CONDITION CmpCondition,
```



```
uint16_t u16CmpData,
uint8_t u8CmpMatchCount
);
```

### **Description**

Enable the ADC comparator 0 and configure the necessary settings

#### **Parameters**

### u8CmpChannelNum [in]

Specify the channel number that wants to compare. The range of the value is  $0\sim7$ .

### **CmpCondition** [in]

Specify the compare condition.

LESS\_THAN : less than the compare data.

GREATER\_OR\_EQUAL : greater ( equal to the compare lata.

### u16CmpData [in]

Specify the compare data. The large is  $0 \sim 0xFFF$ 

### u8CmpMatchCount [in]

Specify the contare in tch cont. The range is  $0 \times 15$ . When the specified A/D channel analog conversion roult batches the compare condition, the internal match counter will increase 1. When the internal counter eaches the value to (u8CmpMatchCount +1), the comparato 0 contempt mag will be set

#### Inc

D ver/DrvA C.h

### Return Van.

E\_SUCCESS: Staces. The compare function is enabled.

E\_DRVADC\_\ GUMENT: One of the input arguments is out of the range

#### Example

```
u8CmpChanelNum = 0;
u8CmpMatchCount = 5;
/* Enable ADC comparator0. Compare condition: conversion result < 0x800. */
DrvADC_EnableADCCmp0(u8CmpChannelNum, LESS_THAN, 0x800, u8CmpMatchCount);</pre>
```

### DrvADC\_DisableADCCmp0

### **Prototype**

void DrvADC\_DisableADCCmp0 (void);

### **Description**



Disable the ADC comparator 0.

#### **Parameters**

None.

### Include

Driver/DrvADC.h

#### **Return Value**

None.

### **Example**

/\* Disable the ADC comparator 0 \*/
DrvADC\_DisableADCCmp0();

### DrvADC\_EnableADCCmp1

### **Prototype**

int32\_t DrvADC\_EnableA. Crt 1 (

uint8\_t u8CmpCh inel ym,

E\_ADC\_CM \_SQNI /ΓΙΟ \_EmpCon ition.

uint16\_t 16 m Dat

units\_t us mpls. for Jount

#### Descript

Enable the ADC comparator I and configure the necessary settings.

### arameters

### u8Cm; Chanh (Num [in]

Specify the channel number that wants to compare. The range of this value is  $0\sim7$ .

### **CmpCondition** [in]

Specify the compare condition.

LESS\_THAN: less than the compare data.

GREATER\_OR\_EQUAL : greater or equal to the compare data.

### u16CmpData [in]

Specify the compare data. The range is  $0 \sim 0$ xFFF.

### u8CmpMatchCount [in]

Specify the compare match count. The range is  $0 \sim 15$ . When the specified A/D channel analog conversion result matches the compare condition, the internal match counter will increase 1. When the internal counter reaches the value to (u8CmpMatchCount +1), the interrupt flag of comparator 1 will be set.



### Include

Driver/DrvADC.h

#### **Return Value**

E\_SUCCESS: Success. The compare function is enabled.

E\_DRVADC\_ARGUMENT: One of the input arguments is out of the range

### Example

u8CmpChannelNum = 0;

u8CmpMatchCount = 5;

/\* Enable ADC comparator1. Compare condition: a giversion result < 0x800. \*

DrvADC\_EnableADCCmp1(u8CmpChannelNum, LES\ THAN, 0x800, u8CmpMatchCount);

### DrvADC\_DisableADCCmp1

### **Prototype**

void DrvADC\_DisableAB . Smp. (void

### **Description**

Disable the AI co. par tor

### Para

one.

#### Includ

Driver/DrvADC.h.

### Return Value

None.

#### Example

/\* Disable the ADC comparator 1 \*/

DrvADC\_DisableADCCmp1();

### DrvADC\_EnableSelfCalibration

### **Prototype**

void DrvADC\_EnableSelfCalibration (void);

### **Description**

Enable the self calibration function for minimizing the A/D conversion error. When chip power on or software switches the ADC input type between single-end mode and differential mode, user needs to call this function to enable the self calibration. After call this function,



user can call DrvADC\_IsCalibrationDone() to check if the self calibration is done before any A/D conversion.

### **Parameters**

None.

### **Include**

Driver/DrvADC.h

### **Return Value**

None.

### **Example**

/\* Enable the self calibration function

DrvADC\_EnableSelfCalibration();

### DrvADC\_IsCalibrationDone

### **Prototype**

uint32\_t DrvADC\_Is an vatio Done (void):

### **Description**

Check where he salf calibration action is the sale or not.

### Par meters

N ne.

### Include

Driver/DrvADC

#### turn Value

TURE: A self calibration action is finished.

FALSE: the self calibration action is in progress.

### Example

if( DrvADC\_IsCalibrationDone() )
printf("Self calibration done.\n");

### DrvADC\_DisableSelfCalibration

### **Prototype**

void DrvADC\_DisableSelfCalibration (void);

### **Description**



Disable the self calibration function.

#### **Parameters**

None.

### Include

Driver/DrvADC.h

#### **Return Value**

None.

### **Example**

/\* Disable the self calibration function \*/

DrvADC\_DisableSelfCalibration();

### DrvADC\_DiffModeOutputFormat

### **Prototype**

void DrvADC\_DiffModeCa puth smat

E\_ADC\_DIFF\_MOI\_E\_O\_TPUT\_FORMAT OU putFormat

);

### Description

elect the output format of differentially put mode. Only NUC101 and low density version of LuMicro<sup>TM</sup> NUC 100 series products apport this function. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products service on Suide of Appendix.

#### Parameters

### **OutputFormat**

Specify the largest format. It could be unsigned format (UNSIGNED\_OUTPUT) or 2's complement armat (TWOS\_COMPLEMENT.)

#### Include

Driver/DrvADC.h

### **Return Value**

None

### Example

/\* 2's complement format \*/

DrvADC\_DiffModeOutputFormat(TWOS\_COMPLEMENT);

### DrvADC\_GetVersion

### **Prototype**



uint32\_t DrvADC\_GetVersion (void);

### Description

Return the current version number of ADC driver.

**Parameters** 

None.

**Include** 

Driver/DrvADC.h

**Return Value** 

Version number:



Example

printf("Driver version: %x\n2, DrvADC GetVersion());



# 7. SPI Driver

### 7.1. SPI Introduction

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which operates in full duplex mode. Devices communicate in master/slave mode with 4-wire bi-direction interface. NuMicro MUC100 series contain four sets of SPI controller performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. Each SPI set can drive up to 2 external peripherals. It also can be driven as the slave device when the SLAVE bit (CNTRL[18]) is set.

Each controller can generate an individual interrupt signal when data transfer is trinshed and can be cleared by writing 1 to the respective interrupt flag. The active level of device/slave select signal can be programmed to low active or high active on SSR[SS\_LVL] bit, which depends on the connected peripheral. Writing a divisor into DIVIDER register can program the frequency of serial clock output when it is as the master. If the VARCLK\_EN bit in SPI\_CNTRL[23] is enabled, the serial clock can be set as two programmable frequencies which are defined in DIVIDER and DIVIDER2. The format of the variable frequency is defined in VARCLK.

Each SPI controller contains two 32-bit transmission buffers (TX0 and TX1) and two reception buffers (RX0 and RX1), and can provide burst mode operation. It also supports variable length transfer.

The controller also supports two bits transfer mode which is defined in the SPI\_CNTL[22]. When the TWOB bit, in SPI\_CNTL[22], is enabled, it can transmit and receive two bit serial data via the transmission/reception buffers. The 1<sup>st</sup> bit channel transmits the data from TX0 and receives the data into RX0. The 2<sup>nd</sup> bit channel transmits the data from TX1 and receives the data into RX1.

In this document, we will introduce how to use the SPI driver.

### 7.2. SPI Feature

- Up to four sets of SPI controller.
- Support master/slave mode operation.
- Support 1- or 2-bit serial data IN/OUT.
- Configurable data length of transfer word up to 32 bits.
- Variable output serial clock frequency in master mode.
- Provide burst mode operation, transmit/receive can be executed up to two times in one transfer.
- MSB or LSB first data transfer.
- 2 slave/device select lines in the master mode.
- Support Byte Reorder function.
- Compatible with Motorola SPI and National Semiconductor Microwire Bus.



# 7.3. Type Definition

### E\_DRVSPI\_PORT

Enumeration Identifier	Value	Description
eDRVSPI_PORT0	0	SPI port 0
eDRVSPI_PORT1	1	SR port
eDRVSPI_PORT2	2 />	SRIport2 (()
eDRVSPI_PORT3	3/	SPI port 3

### E\_DRVSPI\_MODE

Enumeration Identifier	Value	Description
eDRVSPI_MASTER	0 )	Mastermode
eDRVSPI_SLAVE	1	Slave mode

# E\_DRVSPI\_TRANS\_TYPE

Enumeration Identifier	Value	Description
eDRVSPI_TYPE0	$\mathcal{O}$	SPI transfer type 0
eDRVSPI_TYPE1	<b>À</b>	SPI transfer type 1
eDRVSPI_TYPE2	2	SPI transfer type 2
eDRVSPI_TYPE3	3	SPI transfer type 3
eDRV8PI_TYPE4	4	SPI transfer type 4
eDRVSRI_TYPE5	5	SPI transfer type 5
eDRV\$PI_TYPE6	6	SPI transfer type 6
eDRVSPI TYPE7	7	SPI transfer type 7

# E\_DRVSPI\_ENDIAN

Enumeration Identifier	Value	Description
eDRVSPI_LSB_FIRST	0	Send LSB First
eDRVSPI_MSB_FIRST	1	Send MSB First

### E\_DRVSPI\_BYTE\_REORDER

Enumeration Identifier		Description	
eDRVSPI_BYTE_REORDER_SUSPEND_DISABLE		Both Byte Reorder function and Byte Suspend function are disabled	
eDRVSPI_BYTE_REORDER_SUSPEND	1	Both Byte Reorder function and Byte Suspend function are enabled	



Enumeration Identifier	Value	Description
eDRVSPI_BYTE_REORDER	2	Enable the Byte Reorder function
eDRVSPI_BYTE_SUSPEND	3	Enable the Byte Suspend function

### E\_DRVSPI\_SSLTRIG

Enumeration Identifier	Value	Description
eDRVSPI_EDGE_TRIGGER	0	Edge trigger
eDRVSPI_LEVEL_TRIGGER	1 />	Level trigger

### E\_DRVSPI\_SS\_ACT\_TYPE

Enumeration Identifier	Value	Description
eDRVSPI_ACTIVE_LOW_FALLING	0	Low-level/Falling-edge active
eDRVSPI_ACTIVE_HIGH_RISING	(1)	High-level/Rising-edge active

# E\_DRVSPI\_SLAVE\_SEL

Enumeration Identifier			Value	Description
eDRVSPI_NONE		) ((		No slave device was selected
eDRVSPI_SS0			(1)	Select the 1 <sup>st</sup> slave select pin
eDRVSPI_SS1			)	Select the 2 <sup>nd</sup> slave select pin
eDRVSPI_SS0_SS1			3	Both pins are selected

# E\_DRVSPI\_DMA\_MODE

Enumeration Identifier	Value	Description
eDRVSPLTX_DMA	0	Enable Tx DMA
eDRVSP\RX_DMA	1	Enable Rx DMA



### 7.4. Functions

### DrvSPI\_Open

### **Prototype**

```
int32_t DrvSPI_Open(
    E_DRVSPI_PORT eSpiPort,
    E_DRVSPI_MODE eMode,
    E_DRVSPI_TRANS_TYPE eType,
    int32_t i32BitLength
);
```

### Description

This function is used to open SPT podule. It could still work in master or slave mode, SPI bus timing and bit length per transfer. The automatic slave select function will be enabled.

#### **Parameters**

### eSpiPort [in]

Specif th SP port

DIA DI DA RECO : CDI

eDRVSPI QRT1 : SPI1

DRVSI PORT24 · SN

eDkysPI POR 3 : PI3

### eMode [in]

To work in Master (eDRVSPI\_MASTER) or Slave (eDRVSPI\_SLAVE) mode

#### eType [1]

Trank or types, i.e. the bus timing. It could be eDRVSPI\_TYPE0~eDRVSPI\_TYPE7.

eDRVSPI\_TYPE0: the clock idle state is low; drive data at rising-edge of serial clock; latch data at rising-edge of serial clock. Drive data and latch data at the same edge. Not recommend to use this transfer type.

eDRVSPI\_TYPE1: the clock idle state is low; drive data at falling-edge of serial clock; latch data at rising-edge of serial clock.

eDRVSPI\_TYPE2: the clock idle state is low; drive data at rising-edge of serial clock; latch data at falling-edge of serial clock.

eDRVSPI\_TYPE3: the clock idle state is low; drive data at falling-edge of serial clock; latch data at falling-edge of serial clock. Drive data and latch data at the same edge. Not recommend to use this transfer type.



eDRVSPI\_TYPE4: the clock idle state is high; drive data at rising-edge of serial clock; latch data at rising-edge of serial clock. Drive data and latch data at the same edge. Not recommend to use this transfer type.

eDRVSPI\_TYPE5: the clock idle state is high; drive data at falling-edge of serial clock; latch data at rising-edge of serial clock.

eDRVSPI\_TYPE6: the clock idle state is high; drive data at sting-edge of serial clock; latch data at falling-edge of serial clock.

eDRVSPI\_TYPE7: the clock idle state is high; drive data transing-large of serial clock; latch data at falling-edge of serial clock. Drive data and latch data it the same edge. Not recommend to use this transfer type.

### i32BitLength [in]

Bit length per transaction. The range is 1~32.

### Include

Driver/DrvSPI.h

#### **Return Value**

E\_SUCCESS: Success.

E\_DRVSPI\_ERR\_INIT: Yh. spe fied PI port has een pened before

E\_DRVSPI\_ERR\_B (\_Lb\_VGT). The bit le gtb is out of range.

E\_DRVSPI\_ED\_\_USY: The specified PI policy in busy status.

### Example

Configure 5 210 as a master, 12-b / trassaction, not QFN 36-pin package \*/

L vSPI\_Ope (eDxVSPI\_PQRT0, DXVSPI\_MASTER, eDXVSPI\_TYPE1, 32);

### PrvSPI Close

### **Prototype**

void DrySM CAse (

E\_DRWSN\_PORT eSpiPort

);

### **Description**

Close the specified SPI module and disable the SPI interrupt.

#### **Parameters**

### eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2



```
eDRVSPI_PORT3 : SPI3
     Include
        Driver/DrvSPI.h
     Return Value
        None
     Example
        /* Close SPIO */
        DrvSPI_Close(eDRVSPI_PORT0);
DrvSPI_Set2BitTransferMode
     Prototype
        void DrvSPI_Set2BitTransferMode (
          E_DRVSPI_PORT eSpiPor
          uint8_t bEnable
        );
     Description
        Set 2-bit tr
         meters
                               : SPI2
                               : SPI3
        bEnable [in]
            Enable (TRUE) / Disable (FALSE)
     Include
        Driver/DrvSPI.h
     Return Value
        None
     Example
        /* Enable 2-bit transfer mode of SPI0 */
        DrvSPI_Set2BitTransferMode(eDRVSPI_PORT0, TRUE);
```



### DrvSPI\_SetEndian

```
Prototype
        void DrvSPI_SetEndian (
          E_DRVSPI_PORT eSpiPort,
          E_DRVSPI_ENDIAN eEndian
        );
     Description
        This function is used to configure the bit order
     Parameters
        eSpiPort [in]
            Specify the SPI port.
            eDRVSPI_PORT0 : SPI0
            eDRVSPI_PORT1
            eDRVSPI PORT2
            eDRVSPI POI
        eEndian [in]
                                                    or MSB first (eDRVSPI_MSB_FIRST.)
     Return
        ample
                          of SPI0 is LSB first */
                     dian(eDRVSPI_PORT0, eDRVSPI_LSB_FIRST);
DrvSPI_SetBitLength
     Prototype
        int32_t DrvSPI_SetBitLength(
          E_DRVSPI_PORT eSpiPort,
          int32_t i32BitLength
        );
```

### Description

This function is used to configure the bit length of SPI transfer.



#### **Parameters**

### eSpiPort [in]

Specify the SPI port.

 $eDRVSPI\_PORT0 \quad : SPI0$ 

eDRVSPI\_PORT1 : SPI1

eDRVSPI\_PORT2 : SPI2

eDRVSPI\_PORT3 : SPI3

### i32BitLength [in]

Specify the bit length. The range is 1~32

### Include

Driver/DrvSPI.h

### **Return Value**

E\_SUCCESS: Success.

E\_DRVSPI\_ERR\_BIT\_ ENG H: ne bit length is out of ral ge

### **Example**

/\* The transfer bit length \( \Lambda \) \( \mathbb{3} \) 0 is 8-bit \*

DrvSPI\_SetBit\_engr\_(eL\_VV\*PI\_POPT0, V);

### DrvSPI SetByteReord

#### Proto pe

E\_DRVSPI\_ROFT & piFort

E\_DRV\$P\\_BYTE\_REORDER eOption

#### Description

This function is used to enable/disable Byte Reorder function.

### **Parameters**

### eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0

eDRVSPI\_PORT1 : SPI1

eDRVSPI\_PORT2 : SPI2

eDRVSPI\_PORT3 : SPI3

### eOption [in]



The options of Byte Reorder function and Byte Suspend function. The Byte Suspend function is only available in 32-bit transaction.

```
eDRVSPI_BYTE_REORDER_SUSPEND_DISABLE:
```

Both Byte Reorder function and Byte Suspend function are disabled.

```
eDRVSPI_BYTE_REORDER_SUSPEND:
```

Both Byte Reorder function and Byte Suspend function are enabled.

```
eDRVSPI_BYTE_REORDER:
```

Only enable the Byte Reorder function.

eDRVSPI\_BYTE\_SUSPEND:

Only enable the Byte Suspend function.

### Include

Driver/DrvSPI.h

#### **Return Value**

E\_SUCCESS: Success.

E\_DRVSPI\_ERR\_BIT\_L GT ... The bit length MUST b ... /16/24/32

### Example

```
/* The transfer at a light of Ship is 32-bit */
DrySPI_Set bit at an (e NRVSPI_PO, T0, 32),
```

Enable the Syte Karler function of SEO \*/

LvSPI\_SetEvter\_sorder(eDAVSPI\_NRT0, eDRVSPI\_BYTE\_REORDER);

### DrvSPI\_SetSuspendCycle

### Prototype

```
int32_t DixSRLSeSuspendCycle (
E_SRLSSL_PORT eSpiPort,
int32_t i32Interval
);
```

### **Description**

Set the number of clock cycle of the suspend interval. In slave mode, executing this function is unmeaningful.

#### **Parameters**

### eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1



eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

### i32Interval [in]

In FIFO mode and burst transfer mode, this value specified the delay clock number between successive transactions. If the Byte Suspend function is enabled, it specified the delay clock number among each byte. Please refer to TRM for he calculation of the suspend interval.

#### Include

Driver/DrvSPI.h

### **Return Value**

E\_SUCCESS: Success.

E\_DRVSPI\_ERR\_SUSPEND\_INTE. VAL: The suspend interval setting is out of range.

### Example

/\* The suspend interval is 10 SY Let sk cycles

DrvSPI\_SetSuspendCycle \( \text{DRV} \) 1\_R \( \text{DRT0}, 10 \);

# DrvSPI\_SetTriggerMo

### Prototype

v SryS. Set sigger lode

E DRVSPI CORT eSpiPort

CDRVSP\_SSLTRIC es S'A igg a Mode

#### );

### Description

Set the trigger in the of slave select pin. In master mode, executing this function is

### Parameters

### eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0

eDRVSPI\_PORT1 : SPI1

eDRVSPI\_PORT2 : SPI2

eDRVSPI\_PORT3 : SPI3

### eSSTriggerMode [in]

Specify the trigger mode.

eDRVSPI\_EDGE\_TRIGGER: edge trigger.



### eDRVSPI\_LEVEL\_TRIGGER: level trigger.

#### Include

Driver/DrvSPI.h

### **Return Value**

None

### Example

/\* Level trigger \*/

DrvSPI\_SetTriggerMode(eDRVSPI\_PORT0, VSPI\_1 VEL\_TRIGGER)

### DrvSPI\_SetSlaveSelectActiveLevel

### **Prototype**

```
void DrvSPI_SetSlaveSelectActiveLevel (
E_DRVSPI_PORT eSpiPor
```

E\_DRVSPI\_SS\_ACT\_\_\_PE\_\_3Act type

);

### **Description**

Set the action level a slave select

### Par meters

#### e piPort [in

le SPI port.

eDRVSPI\_POST\ SPI0

eDRVSRL\_VORM \*: SPIT

DR SNI PORT2 : SPI2

ORVSYL\_PORT3 : SPI3

### eSSActType [in]

Select the active type of slave select pin.

### eDRVSPI\_ACTIVE\_LOW\_FALLING:

Slave select pin is active low in level-trigger mode; or falling-edge trigger in edge-trigger mode.

### eDRVSPI\_ACTIVE\_HIGH\_RISING:

Slave select pin is active high in level-trigger mode; or rising-edge trigger in edge-trigger mode.

### Include

Driver/DrvSPI.h



### Return Value

None

### Example

/\* Configure the active level of SPI0 slave select pin \*/
DrvSPI\_SetSlaveSelectActiveLevel(eDRVSPI\_PORT0,
eDRVSPI\_ACTIVE\_LOW\_FALLING);

### DrvSPI\_GetLevelTriggerStatus

### **Prototype**

```
uint8_t DrvSPI_GetLevelTriggerStatus (
E_DRVSPI_PORT eSpiPort
```

### **Description**

);

This function is used to get the evel alger transmission states of slave device.

#### **Parameters**

### eSpiPort [in]

```
Specify the SPR or eDRX PI_NRTO : SPIO eDRVSR PORTE : SPIN
```

DRVS PORT3 SP3

### nclude

Driver/DrvSA

#### Return Yak

TRUE: The transaction number and the transferred bit length met the specified requirements.

FALSE: The transaction number or the transferred bit length of one transaction doesn't meet the specified requirements.

### **Example**



### DrvSPI EnableAutoSS

### **Prototype**

### **Description**

This function is used to enable the automatic slave select unction and elect the slave select pins. The automatic slave select means the St. whoset the slave select pin to active state when transferring data and set the slave select pin to active state when one transfer is finished. For some devices, the slave select pin may nee to be kept at active state for many transfers. User should disable the automatic slave select function and control the slave select pin manually for these devices. In slav more executing this function is functionless.

### **Parameters**

### eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_POR 0 SPI
eDRVSPI_PORT1 : SI
eDRVSPI_PORT2 : SPI
eDRVRI_PORT3 : SPI3
```

### SlaveSel [in]

Select the slave select page which will be used.

eDRVSPLSSI : the SS0 was selected.
eDRVSPLSSI : the SS1 was selected.

eD. VAPI\_SS0\_SS1: both SS0 and SS1 were selected.

### Include

Driver/DrvSPI.h

### **Return Value**

None

#### **Example**

```
/* Enable the automatic slave select function of SS0. */
DrvSPI_EnableAutoSS(eDRVSPI_PORT0, eDRVSPI_SS0);
```



### DrvSPI\_DisableAutoSS

### **Prototype**

```
void DrvSPI_DisableAutoSS (
    E_DRVSPI_PORT eSpiPort
);
```

### **Description**

This function is used to disable the automatic slave selection function. It user wants to keep the slave select signal at active state during multiple works data transfer user can disable the automatic slave selection function and control and slave select signal manually. In slave mode, executing this function is functionless.

### **Parameters**

### eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_PORT0 : SPO

eDRVSPI_PORT1 : SPO

eDRVSPI_PORT3 : SRO

eDRVSPI_PORT3 : SRO
```

### Include

Aven Drvs V.h

#### Return Value

Non

#### xample

```
/* Disable the submasse slave select function of SPIO */
DrvSPL Disable AutoSS(eDRVSPI_PORT0);
```

### VSPI SetSS

### **Prototype**

```
void DrvSPI_SetSS(

E_DRVSPI_PORT eSpiPort,

E_DRVSPI_SLAVE_SEL eSlaveSel
);
```

### Description

Configure the slave select pins. In slave mode, executing this function is functionless.

### **Parameters**

### eSpiPort [in]

```
Specify the SPI port.
eDRVSPI_PORT0 : SPI0
eDRVSPI_PORT1 : SPI1
eDRVSPI_PORT2 : SPI2
eDRVSPI_PORT3 : SPI3
```

### eSlaveSel [in]

In automatic slave select operation, use this parameter to select the lawe select pins which will be used.

In manual slave select operation, the specified lave select pins will be set to active state. It could be eDRVSPI\_NONE, eDRVSPI\_SS0, et RVSPI\_SS1 or eDRVSPI\_SS0\_SS1.

```
eDRVSPI_NONE : no slave was selected.

eDRVSPI_SS0 : the SS0 was selected.

eDRVSPI_SS1 : the SS1 was selected.

eDRVSPI_SS0_SS1 : bot_SS0_ad SS1 were selected.
```

### Include

Driver/DrvSPI.h

#### **Return Value**

None

### Example

```
/* v isable the automatic vav. select function of SPI0 */
DrvSPI_acableAutoSS(eD. VSPI_PORT0);

/* Set the SS0 pix to access state */
DrvSPI_SetS. VRVSPI_PORT0, eDRVSPI_SS0);
```

### Dr SPI\_CITS

### **Prototype**

```
void DrvSPI_ClrSS(

E_DRVSPI_PORT eSpiPort,

E_DRVSPI_SLAVE_SEL eSlaveSel
);
```

### **Description**

Set the specified slave select pins to inactive state. In slave mode, executing this function is functionless.

### **Parameters**

```
eSpiPort [in]
Specify the SPI port.
eDRVSPI_PORT0 : SPI0
eDRVSPI_PORT1 : SPI1
eDRVSPI_PORT2 : SPI2
eDRVSPI_PORT3 : SPI3
eSlaveSel [in]
```

Specify slave select pins.

eDRVSPI\_NONE : no slave was selected

 $eDRVSPI\_SS0$  : the SS0 was selected.

eDRVSPI\_SS1 : the SS1 was sele

eDRVSPI\_SS0\_SS1: both SS0 and SS - were selected.

#### Include

Driver/DrvSPI.h

### **Return Value**

None

#### **Example**

```
/* Disable to automatical lave selection of SPI0 */

PrvSPI_Disable AutoSS(eDRVSPI_POST0);

/* Set the SSI pin to inactice state

DrvSR_Cleft (eDRVSPI_PORS0, eDRVSPI_SS0);
```

### Dr. SPI\_IsBusy

#### Prototype -

```
uint8_t PlySN_IsBusy(
    E_DRVSPI_PORT eSpiPort
);
```

### Description

Check the busy status of the specified SPI port.

### **Parameters**

### eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0

eDRVSPI\_PORT1 : SPI1



eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

### Include

Driver/DrvSPI.h

#### **Return Value**

TURE: The SPI port is in busy. FALSE: The SPI port is not in busy.

### **Example**

/\* set the GO\_BUSY bit of SPI0 \*/
DrvSPI\_SetGo(eDRVSPI\_PORT0);
/\* Check the busy status of SPI0 \*/

while( DrvSPI\_IsBusy(eDRVSPI\_PORT0)

### DrvSPI BurstTransfer

### **Prototype**

int32\_t DrvSPI\_Burst rate sfe

E\_DRVSPI\_POP\_eSt 26

22\_t X But. Cnt.

int32\_t i32In erval

### Description

Configure the birs transfer settings. If i32BurstCnt is set to 2, it performs burst transfer. SPI controller will transfer two successive transactions. The suspend interval length between the two transactions is determined by the value of i32Interval. In slave mode, the setting of i32Interval a functionless.

### **Parameters**

### eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

### i32BurstCnt [in]

Specify the transaction number in one transfer. It could be 1 or 2.

### i32Interval [in]



Suspend interval length. Specify the number of SPI clock cycle between successive transactions. The range of this setting value is  $2\sim17$ .

#### Include

Driver/DrvSPI.h

#### **Return Value**

E\_SUCCESS: Success.

E\_DRVSPI\_ERR\_BURST\_CNT: The burst count is out of range.

E\_DRVSPI\_ERR\_SUSPEND\_INTERVAL: The attervers of of ang

### **Example**

/\* Configure the SPI0 burst transfer mode; two transactors in one transfer; 10 delay clocks between the transactions. \*/

DrvSPI\_BurstTransfer(eDRVSPI\_POR 50 , 1

### DrvSPI\_SetClockFreq

### **Prototype**

uint32 t

DrvSPI\_SetClo

E\_DRV YI\_ 'O' \_ e on ort

um 2 to 2Clo

uint32 t u32C ock2

);

### scription

Configure the fit query of SPI clock. In master mode, the output frequency of serial clock is programmable of the variable clock function is enabled, the output pattern of serial clock is defined in VANCLK. If the bit pattern of VARCLK is '0', the output frequency of SPICLK is equal to the frequency of variable clock 1. Otherwise, the output frequency is equal to the frequency of variable clock 2. In slave mode, executing this function is functionless.

### **Parameters**

### eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0

eDRVSPI\_PORT1 : SPI1

eDRVSPI\_PORT2 : SPI2

eDRVSPI\_PORT3 : SPI3

u32Clock1 [in]



Specify the SPI clock rate in Hz. It's the clock rate of SPI engine clock and variable clock 1.

### u32Clock2 [in]

Specify the SPI clock rate in Hz. It's the clock rate of variable clock 2.

### Include

Driver/DrvSPI.h

Driver/DrvSYS.h

#### **Return Value**

The actual clock rate of SPI engine clock is reached. The actual clock may different to the target SPI clock due to hardware limitation.

### Example

DrvSPI\_SetClockFreq(eDRVSPI\_PORT0, 0000 0, 10000 0);

### DrvSPI GetClock1Freq

### **Prototype**

uint32\_t

DrvSPI\_Ge\_Clack1\_.eq

E RVS I PO To piPort

#### Descript

Get the SPI engine look rate in Hz. In slave mode, executing this function is functionless.

#### **P**arameters

#### eSpiPort [10

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1

eDRVSPI\_PORT2 : SPI2

eDRVSPI\_PORT3 : SPI3

### Include

Driver/DrvSPI.h

Driver/DrvSYS.h

### **Return Value**

The frequency of SPI bus engine clock. The unit is Hz.



### Example

```
/* Get the engine clock rate of SPI0 */
printf("SPI clock rate: %d Hz\n", DrvSPI_GetClock1Freq(eDRVSPI_PORT0));
```

### DrvSPI\_GetClock2Freq

### Prototype

uint32\_t
DrvSPI\_GetClock2Freq(
 E\_DRVSPI\_PORT eSpiPort
);

### **Description**

Get the clock rate of variable clock 2 in ... In s. we mode, executing this function is functionless.

### **Parameters**

### eSpiPort [in]

Specify the SPI ort.

eDRVSPI CORTO : SI

eDRVSPI POOT : SPI1

eDRVSPI POOT : SPI2

eDRVSPI QRT3 : SPI3

#### Include

Driver/DrvSPI.h

#### Repurn Value

The frequency of variable clock 2. The unit is Hz.

### **Example**

/\* Get the clock rate of SPI0 variable clock 2 \*/
printf("SPI clock rate of variable clock 2: %d Hz\n",
DrvSPI\_GetClock2Freq(eDRVSPI\_PORT0));

### DrvSPI\_SetVariableClockFunction

### **Prototype**

void

$$\label{eq:continuous} \begin{split} DrvSPI\_SetVariableClockFunction \, (\\ E\_DRVSPI\_PORT \, eSpiPort, \end{split}$$

V1.05.001




```
uint8_t bEnable,
uint32_t u32Pattern
);
```

### Description

Set the variable clock function. The output pattern of serial clock is lefined in VARCLK register. A two-bit combination in the VARCLK defines the pattern of one serial clock cycle. The bit field VARCLK[31:30] defines the first clock cycle of STICK. The bit field VARCLK[29:28] defines the second clock cycle of SPICLK at 1 so in The following figure is the timing relationship among the serial clock (SPICLK) are VARCITATEGISTER and the variable clock sources.

If the bit pattern of **VARCLK** is '0', the output frequency of **SPICLK** is equal to the frequency of variable clock 1.

If the bit pattern of **VARCLK** is '1', the atput frequency of SPICLK is equal to the frequency of variable clock 2.



Note that when explicit the variable clock function, the setting of transfer bit length must be programmed at 0x10 (16 bits meds) only.

In slave .....e, executing the function is functionless.

### Parameters

#### eSpiPort (h.)

Specify the SPI port

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

### bEnable [in]

Enable (TRUE) / Disable (FALSE)

### u32Pattern [in]

Specify the variable clock pattern. If **bEnable** is set to 0, this setting is functionless.

#### Include

Driver/DrvSPI.h

### **Return Value**

None.

### Example

/\* Enable the SPI0 variable clock function and set the variable clock pattern \*/
DrvSPI\_SetVariableClockFunction(eDRVSPI\_PORT0, TRUE, 0xt 77FF87);

### DrvSPI\_EnableInt

### **Prototype**

```
void DrvSPI_EnableInt(

E_DRVSPI_PORT eSpiPort,

PFN_DRVSPI_CALLBACK pfnC flbat in the control of the control o
```

### **Description**

);

Enable the SPI interrupt of the spec Good SPI port and lasta I the callback function.

### **Parameters**

### u16Port [in]

sech the 23 por

eDRVSPI\_CORTO . SPIG

eDRVSL\_PORTI\_: SPI

1\_PORT2 . SPI

eDRVSPL POX SA : SPI3

#### pfnCallback

The callback function of the corresponding SPI interrupt.

#### u32Use, Uata [in]

The parameter which will be passed to the callback function.

### Include

Driver/DrvSPI.h

### **Return Value**

None

### **Example**

 $/\ast$  Enable the SPI0 interrupt and install the callback function. The parameter 0 will be passed to the callback function.  $\ast/$ 

DrvSPI\_EnableInt(eDRVSPI\_PORT0, SPI0\_Callback, 0);

### DrvSPI\_DisableInt

```
Prototype
       void DrvSPI_DisableInt(
           E_DRVSPI_PORT eSpiPort
       );
Description
   Disable the SPI interrupt.
Parameters
   eSpiPort [in]
       Specify the SPI port.
       eDRVSPI_PORT0
                         : SPI0
       eDRVSPI_PORT1
                          : SPI1
       eDRVSPI_PORT2
       eDRVSPI_PORT3
Include
   Driver/DrvSP
Return Valu
     one
                            PI_PORT0);
       uint32_t DrvSPI_GetIntFlag (
           E_DRVSPI_PORT eSpiPort
       );
Description
   Get the SPI interrupt flag.
Parameters
   eSpiPort [in]
       Specify the SPI port.
       eDRVSPI_PORT0 : SPI0
```



eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

### Include

Driver/DrvSPI.h

### **Return Value**

0: the SPI interrupt does not occur.

1: the SPI interrupt occurs.

### Example

/\* Get the SPI0 interrupt flag \*/

DrvSPI\_GetIntFlag(eDRVSPI\_POR7

### DrvSPI\_CIrIntFlag

### **Prototype**

void DrvSPI\_Cl\_n. ag

E DRVSPI OF A SiPor

);

#### Des aption

lear the SPL interrupt flag

#### Paramel

### eSpiPort [in]

Specify the SPA cort

eDR (SRUPCRT0 : SPI0

SDRVSPI\_PORT1 : SPI1

eDRVSPI\_PORT2 : SPI2

eDRVSPI\_PORT3 : SPI3

### **Include**

Driver/DrvSPI.h

### **Return Value**

None.

### Example

/\* Clear the SPI0 interrupt flag \*/

DrvSPI\_ClrIntFlag(eDRVSPI\_PORT0);



### DrvSPI\_SingleRead

### **Prototype**

```
uint8_t DrvSPI_SingleRead(
    E_DRVSPI_PORT eSpiPort,
    uint32_t *pu32Data
);
```

### **Description**

Read data from SPI RX registers and trigger SP or next ansfe

#### **Parameters**

### eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_PORT0 : SPI0

eDRVSPI_PORT1 : SPI

eDRVSPI_PORT2 : SPI

eDRVSPI_POR72 : SPI
```

### pu32Data [out]

A buffer printer. The buffer is up of for sto ing the data got from the SPI bus.

#### Incl. 4e

river/DrvSPI.h

#### Return Vue

TRUE: The data street in pu32Data is valid

FALSE: The data stood in pu32Data is invalid.

#### Example

```
/* Read the previous retrieved data and trigger next transfer. */
uint32_t u32DestinationData;
DrvSPI_SingleRead(eDRVSPI_PORT0, &u32DestinationData);
```

### DrvSPI\_SingleWrite

### **Prototype**

```
uint8_t DrvSPI_SingleWrite (
E_DRVSPI_PORT eSpiPort,
uint32_t *pu32Data
);
```

### **Description**

Write data to SPI TX0 register and trigger SPI to start transfer.



#### **Parameters**

### eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_PORT0 : SPI0

eDRVSPI_PORT1 : SPI1

eDRVSPI_PORT2 : SPI2

eDRVSPI_PORT3 : SPI3
```

### pu32Data [in]

A buffer pointer. The data stored in this busy will be transh itten through the SPI bus.

### Include

Driver/DrvSPI.h

### **Return Value**

TRUE: The data stored in pu32Pota has been ferred

FALSE: The SPI is in buly. The day stored in pu32Deta has not been transferred.

### **Example**

```
/* Write the data stored in 13. SourceData to TeV outfer of SPI0 and trigger SPI to start transfer. */
uint32_t u3. SourceData
rvSPI_Sing *Write, RVSPI_LOVAQ &u32SourceData);
```

#### DASPI BurstReid

### ototype

```
uint8_t DrvSPI_b vt.R.d (
E_DRVSPI_PQRI_SpiPort
uint32_1_qut22_uf
);
```

### **Description**

Read two words of data from SPI RX registers and then trigger SPI for next transfer.

### **Parameters**

### eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_PORT0 : SPI0

eDRVSPI_PORT1 : SPI1

eDRVSPI_PORT2 : SPI2

eDRVSPI_PORT3 : SPI3
```

pu32Buf [out]



A buffer pointer. This buffer is used for storing the data got from the SPI bus.

#### Include

Driver/DrvSPI.h

### **Return Value**

TRUE: The data stored in pu32Buf is valid. FALSE: The data stored in pu32Buf is invalid.

### **Example**

/\* Read two words of data from SPI0 RX registrate au 32 Destination Data [u32 Data Count] and au 32 Destination Data [u32 Data Count+1]. And then trigger SPI for next transfer. \*/

DrvSPI\_BurstRead(eDRVSPI\_PORT0, &au32Destinal nData[u32DataCount]);

### DrvSPI\_BurstWrite

### **Prototype**

```
uint8_t DrvSPI_BurstWtte (
E_DRVSPI_PORT eSp. ort,
uint32_t *pu32Buf
);
```

### **Description**

Write two vords data o SPI TX registers and then trigger SPI to start a transfer.

#### **Par meters**

#### eS iPort [in

Sp. ne SPI port.

eDRVSPLEOFF SPI1
eDRVSPLEOFT : SPI1
eDRVSPLEOFT : SPI2
eDRVSPLEOFT : SPI3

### pu32Buf [in]

A buffer pointer. The data stored in this buffer will be transmitted through the SPI bus.

#### Include

Driver/DrvSPI.h

### **Return Value**

TRUE: The data stored in pu32Buf has been transferred.

FALSE: The SPI is in busy. The data stored in pu32Buf has not been transferred.

### Example



/\* Write two words of data stored in au32SourceData[u32DataCount] and au32SourceData[u32DataCount+1] to SPI0 TX registers. And then trigger SPI for next transfer. \*/

DrvSPI\_BurstWrite(eDRVSPI\_PORT0, &au32SourceData[u32DataCount]);

### DrvSPI\_DumpRxRegister

### **Prototype**

```
uint32_t
DrvSPI_DumpRxRegister (
    E_DRVSPI_PORT eSpiPort,
    uint32_t *pu32Buf,
    uint32_t u32DataCount
);
```

### Description

Read data from RX registers. This function will but trigger a S I but transfer

### **Parameters**

### eSpiPort [in]

Specify the SPI

eDRVSPI\_POR\_0

eDRVSPI POP 1

QR PI N RT2 : SPI2

eDRVSP1 PORT3 : SPIN

### ot 32Buf [ou

A pointer This buffer is used for storing the data got from the SPI RX registers.

#### u32DataCount\_lin

The court of data read from RX registers. The maximum number is 2.

#### Inclu

Driver/Dr SPI.h

### **Return Value**

The count of data actually read from Rx registers.

### Example

```
/* Read one word of data from SPI0 RX buffer and store to au32DestinationData[u32DataCount] */
```

DrvSPI DumpRxRegister(eDRVSPI PORT0, &au32DestinationData[u32DataCount], 1);

### DrvSPI SetTxRegister

### **Prototype**



```
uint32_t
DrvSPI_SetTxRegister (
    E_DRVSPI_PORT eSpiPort,
    uint32_t *pu32Buf,
    uint32_t u32DataCount
);
```

### **Description**

Write data to TX registers. This function will not trigger a SPI are answr.

#### **Parameters**

### eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_PORT0 : SPI0

eDRVSPI_PORT1 : SPI1

eDRVSPI_PORT2 : SPI2

eDRVSPI_PORT3 : SPI
```

### pu32Buf [in]

A buffer stores the lata which the written to IX registers

### u32DataCount [in]

The count of da we tter to TX registers.

#### Inch

river/DrvSPI.

#### Return Value

The count of data ectually written to SPI TX registers.

### Example

```
** Write one word of data stored in u32Buffer to SPI0 TX register. */
DrvSFL SeN Register(eDRVSPI_PORT0, &u32Buffer, 1);
```

### DrvSPI\_SetGo

#### **Prototype**

```
void DrvSPI_SetGo (
    E_DRVSPI_PORT eSpiPort
);
```

### **Description**

In master mode, call this function can start a SPI data transfer. In slave mode, executing this function means that the slave is ready to communicate with a master.

### **Parameters**



## eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

# Include

Driver/DrvSPI.h

## **Return Value**

None

## **Example**

/\* Trigger a SPI data transfer \*/
DrvSPI\_SetGo(eDRVSPI\_POI

## DrvSPI\_CIrGo

## **Prototype**

void DrvSPI\_CrGo
E\_DRVSPI\_OV\_reSpin\_at

## **Description**

Sto a SPI da trasfer

#### rameters

## eSpiPort [in]

Specify he Six port.

eDRVSPI\_PORT0 : SPI0
eDRVSPI\_PORT1 : SPI1
eDRVSPI\_PORT2 : SPI2
eDRVSPI\_PORT3 : SPI3

## Include

Driver/DrvSPI.h

#### **Return Value**

None

## Example

/\* Stop a SPI data transfer \*/



DrvSPI\_ClrGo(eDRVSPI\_PORT0);

## DrvSPI\_SetPDMA

```
Prototype
   void DrvSPI_SetPDMA (
     E_DRVSPI_PORT eSpiPort,
     E_DRVSPI_DMA_MODE eDmaMode,
     uint8_t bEnable
   );
Description
   Configure the DMA settings.
Parameters
   eSpiPort [in]
       Specify the SPI po
       eDRVSPI_POR
                                 -Transmitting
                              AA-Receiving
   eEnable [in
                 ble DMA.
Include
   Driver/DrvSPI.h
Return Value
   None
Example
   /* Enable the SPI0 DMA-Receiving function */
   DrvSPI_SetPDMA(eDRVSPI_PORT0, eDRVSPI_RX_DMA, TRUE);
```



## DrvSPI\_SetFIFOMode

## **Prototype**

```
void
DrvSPI_SetFIFOMode (
    E_DRVSPI_PORT eSpiPort,
    uint8_t bEnable,
    int32_t i32Interval
);
```

## Description

Enable/disable FIFO mode. If the caller enables FIFO in de, check the setting of suspend interval. Only the chips with the part amb : NUC1x0xxxxxx, ex: NUC140VE3CN, can support this function.

## **Parameters**

## eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_PORT0 SPI

eDRVSPI_PORT1 : SI

eDRVSPI_PORT2 : SPI3
```

#### Enable [in]

Enable (RUE) / Di able (FXLSE)

#### i32Intervaciin

In FIFO more, it could be 2~15 and 0. 0 indicates the maximum suspend interval; 2 indicates the minimum suspend interval. Please refer to NUC1xx TRM for the actual suspend interval.

#### Include

Driver/DrvSPI.h

#### **Return Value**

None.

## **Example**

```
/* Enable the SPI0 FIFO mode */
DrvSPI_SetFIFOMode(eDRVSPI_PORT0, TRUE, 0);
```

## DrvSPI\_IsRxEmpty

## **Prototype**



```
uint8_t DrvSPI_IsRxEmpty(
    E_DRVSPI_PORT eSpiPort
);
```

## **Description**

Check the status of the Rx buffer of the specified SPI port. Only the ships with the part number NUC1x0xxxCx, ex: NUC140VE3CN, can support this function

## **Parameters**

### eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_PORT0 : SPI0

eDRVSPI_PORT1 : SPI1

eDRVSPI_PORT2 : SPI2

eDRVSPI_PORT3 : SPI3
```

#### **Include**

Driver/DrvSPI.h

#### **Return Value**

```
TURE: Rx buffer is supported by FALSE: Rx buffer as not empty
```

## Example

```
/* Totable the PI0 FIFO mode *

DrvSPI_S... IFOMode(eDRVSPI_PORT0, TRUE, 0);

/* Check the states of SNI0 Rx buffer */
while( DrvSPI_VCRxEmpty(eDRVSPI_PORT0) )

{
...
}
```

## DrvSPI\_IsRxFull

### **Prototype**

```
uint8_t DrvSPI_IsRxFull(
    E_DRVSPI_PORT eSpiPort
);
```

## Description



Check the status of the Rx buffer of the specified SPI port. Only the chips with the part number NUC1x0xxxCx, ex: NUC140VE3CN, can support this function.

#### **Parameters**

## eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

## Include

Driver/DrvSPI.h

#### **Return Value**

TURE: Rx buffer is full.

FALSE: Rx buffer is not full

## **Example**

/\* Enable the SPIO FIXO; 60. \*/

DrvSPI\_SetFI\_DMo\_(e, RVSPI\_POPT(), TR(IE, 0);

/\* Check it state of SI 0 Rx buffer

hile( DrvSPi\_\sRxF\overline{\text{ull(eDRV\PI\_PO\T0)}}

`}

## DIASP ISTXENIO

#### Prototype

uint8\_t DrvSPI\_IsTxEmpty(
 E\_DRVSPI\_PORT eSpiPort
);

## **Description**

Check the status of the Tx buffer of the specified SPI port. Only the chips with the part number NUC1x0xxxCx, ex: NUC140VE3CN, can support this function.

## **Parameters**

## eSpiPort [in]

Specify the SPI port.



eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

#### Include

Driver/DrvSPI.h

## **Return Value**

TURE: Tx buffer is empty.

FALSE: Tx buffer is not empty.

### Example

/\* Enable the SPI0 FIFO mode \*/
DrvSPI\_SetFIFOMode(eDRVSPI\_PORT0, TRUE, 0);

/\* Check the status of SPI0 Tx buffer \*/

while( DrvSPI\_IsTxEmpty(eDRVSPI\_PORT0) )

## DrvSPI\_IsTxFull

{

## **Prototype**

uint8 DrvSPI IsTxFull(

E DRVSPI POR Spirort

## Description

Check the vatus of the Tx buffer of the specified SPI port. Only the chips with the part number NUC1x0xxxCx, ex: NUC140VE3CN, can support this function.

## **Parameters**

## eSpiPort [in]

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0
eDRVSPI\_PORT1 : SPI1
eDRVSPI\_PORT2 : SPI2
eDRVSPI\_PORT3 : SPI3

#### Include



#### Driver/DrvSPI.h

### **Return Value**

TURE: Tx buffer is full. FALSE: Tx buffer is not full.

## Example

```
/* Enable the SPI0 FIFO mode */
DrvSPI_SetFIFOMode(eDRVSPI_PORT0, TRUE, 0);
/* Check the status of SPI0 Tx buffer */
while( DrvSPI_IsTxFull(eDRVSPI_PORT0))
{
...
}
```

## DrvSPI\_CIrRxFIFO

## **Prototype**

```
void DrvSPI_ClrRxIf_FO 
E_DRVSPI_PORTLeSt_Po 
);
```

## Descrip

lear the Rx Fx O.

Coly the chips who the part numbe NUC1x0xxxCx, ex: NUC140VE3CN, can support this function

#### rameters

#### eSpiPort [in]

Specify the Six port

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

## **Include**

Driver/DrvSPI.h

#### **Return Value**

None

## Example

/\* Clear the Rx FIFO.of SPI0 \*/



DrvSPI\_ClrRxFIFO (eDRVSPI\_PORT0);

## DrvSPI\_CIrTxFIFO

```
Prototype
    void DrvSPI_ClrTxFIFO (
      E_DRVSPI_PORT eSpiPort
    );
 Description
    Clear the Tx FIFO.
    Only the chips with the part number NUC1x
                                                                  CN, can support this
    function.
 Parameters
    eSpiPort [in]
        Specify the SPI port.
        eDRVSPI_PORT0
        eDRVSPI PORT1
        eDRVSPI POI
 Include
   ample
                       (eDRVSPI_PORT0);
SPI_EnableDivOne
 Prototype
    void DrvSPI_EnableDivOne (
      E_DRVSPI_PORT eSpiPort
    );
```

## **Description**

Enable the DIV\_ONE feature. The SPI clock rate will be equal to system clock rate. Only the chips with the part number NUC1x0xxxCx, ex: NUC140VE3CN, can support this function.

#### **Parameters**

eSpiPort [in]



Specify the SPI port.

eDRVSPI\_PORT0 : SPI0
eDRVSPI\_PORT1 : SPI1
eDRVSPI\_PORT2 : SPI2
eDRVSPI\_PORT3 : SPI3

#### Include

Driver/DrvSPI.h

#### **Return Value**

None

## Example

/\* Enable the DIV\_ONE feature.of SP 0 \*/
DrvSPI\_EnableDivOne (eDRVSPI\_PORT );

## DrvSPI\_DisableDivOne

## **Prototype**

void DrvSPI\_Disable DivC A
E\_DRVSPI\_B\_ST eS aPor
);

## Des aption

lisable the DIV ONE feature. Only the chips with the part number NUC1x0xxxCx, ex: N C140VE3 IN, can support his function.

## **Parameters**

## eSpiPort [in]

Specify the SRI port

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

## Include

Driver/DrvSPI.h

#### **Return Value**

None

## Example

/\* Disable the DIV\_ONE feature.of SPI0 \*/



DrvSPI DisableDivOne (eDRVSPI PORT0);

## DrvSPI\_Enable3Wire

## **Prototype**

```
void DrvSPI_Enable3Wire (
E_DRVSPI_PORT eSpiPort
);
```

## **Description**

Enable the SPI 3-wire function. In master mode, secutive this line for a unmeaningful. Only the chips with the part number NUC1x0 x,  $\nabla x$ , ex: 1 VC146 YE3CN, can support this function.

#### **Parameters**

## eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_PORT0 : SPO

eDRVSPI_PORT1 : SPO

eDRVSPI_PORT5 : SR 2
```

## Include

Aven Drys. V.h

#### Return Value

Non

#### xample

```
/* Enable the wire SJI function.of SPI0 */
DrvSPI_Enable Wire (eDRVSPI_PORT0);
```

## vSPI\_Disable3Wire

## **Prototype**

```
void DrvSPI_Disable3Wire (
    E_DRVSPI_PORT eSpiPort
);
```

## **Description**

Disable the SPI 3-wire function. Only the chips with the part number NUC1x0xxxCx, ex: NUC140VE3CN, can support this function.

#### **Parameters**

eSpiPort [in]



Specify the SPI port.

eDRVSPI\_PORT0 : SPI0
eDRVSPI\_PORT1 : SPI1
eDRVSPI\_PORT2 : SPI2
eDRVSPI\_PORT3 : SPI3

#### **Include**

Driver/DrvSPI.h

#### **Return Value**

None

## Example

/\* Disable the 3-wire SPI function.of RIO DrvSPI\_Disable3Wire (eDRVSPI\_PORT)

## **DrvSPI 3WireAbort**

## **Prototype**

void DrvSPI\_3WireA port

E\_DRVSPI\_F\_ST eS aPort
);

## Des aption

bort transfer when using 3 vire CP of using 3-wire SPI as slave, when slave start interrupt starts is set by transfer done that doesn't be set over a reasonable time, use this function to abort his transfer. Only the chief with the part number NUC1x0xxxCx, ex: NUC140VE3CN, can support this function.

## **Parameters**

#### eSniPort (in

Specify the SPI port.

eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2 eDRVSPI\_PORT3 : SPI3

#### Include

Driver/DrvSPI.h

## **Return Value**

None

## **Example**



```
/* Abort current transfer.of SPI0 */
DrvSPI_ 3WireAbort (eDRVSPI_PORT0);
```

## DrvSPI\_Enable3WireStartInt

### **Prototype**

## **Description**

Enable the 3-wire SPI start interrupt of the specified SPI port and install the callback function. Only the chips with the part number NUCL 0xxx x, ex: NLCM0V53CN, can support this function.

#### **Parameters**

## u16Port [in]

Specify the SPI port eDRVSPI POP 0 \$10

22.00.000

eDRVS PORT3 SPX

#### nfnCa. (in)

The callback flaction of the corresponding SPI interrupt.

#### u32UserData (in

The parameter which will be passed to the callback function.

#### Include

Driver/DrvSPI.h

#### **Return Value**

None

## Example

/\* Enable the 3-wire SPI0 start interrupt and install the callback function. The parameter 0 will be passed to the callback function. \*/

DrvSPI\_Enable3WireStartInt (eDRVSPI\_PORT0, SPI0\_Callback, 0);



## DrvSPI\_Disable3WireStartInt

## **Prototype**

```
void DrvSPI_Disable3WireStartInt (
     E_DRVSPI_PORT eSpiPort
);
```

## **Description**

Disable the 3-wire SPI start interrupt. Only the chips with the part amb NUC1x0xxxCx, ex: NUC140VE3CN, can support this function.

#### **Parameters**

## eSpiPort [in]

```
Specify the SPI port.

eDRVSPI_PORT0 : SPI0

eDRVSPI_PORT1 : SPI2

eDRVSPI_PORT2 : SPI3
```

#### Include

Driver/DrvSPl

#### Ret n value

one

#### Example

```
/* Disable the 3-win SPIO start interrupt */
DrvSPI_Disable Why StartInt (eDRVSPI_PORT0);
```

## Dr\SPI\_Get3\WeStartIntFlag

## **Prototype**

```
uint32_t DrvSPI_Get3WireStartIntFlag (
        E_DRVSPI_PORT eSpiPort
);
```

## **Description**

Get the 3-wire SPI start interrupt status. Only the chips with the part number NUC1x0xxxCx, ex: NUC140VE3CN, can support this function.

#### **Parameters**

#### eSpiPort [in]

Specify the SPI port.



eDRVSPI\_PORT0 : SPI0 eDRVSPI\_PORT1 : SPI1 eDRVSPI\_PORT2 : SPI2

eDRVSPI\_PORT3 : SPI3

#### **Include**

Driver/DrvSPI.h

## **Return Value**

0: the SPI start interrupt doesn't occur.

1: the SPI start interrupt occurs.

## Example

/\* Get the 3-wire SPI0 start interrupt in g \*/

DrvSPI\_Get3WireStartIntFlag (eDRVSPI\_PORT)

## DrvSPI\_CIr3WireStartInt lag

## **Prototype**

void DrvSPL ClasW es rtIntFlag

E\_DR (SPL ON See piPort

## **Description**

Clear the 3-we see SPI stan interrupt status. Only the chips with the part number NUCL x, ex: NUCL QVE3CN, can support this function.

## Parameters

#### eSpiPort [to]

Specific the SPI port.

eDR SPI\_PORTO : SPIO

eDRVSPI\_PORT1 : SPI1

eDRVSPI\_PORT2 : SPI2

eDRVSPI\_PORT3 : SPI3

### Include

Driver/DrvSPI.h

## **Return Value**

None.

## **Example**



/\* Clear the 3-wire SPI0 start interrupt flag \*/
DrvSPI\_Clr3WireStartIntFlag (eDRVSPI\_PORT0);

## DrvSPI\_GetVersion

## Prototype

 $uint32\_t$ 

DrvSPI\_GetVersion (void);

## **Description**

Get the version number of SPI driver.

## Include

Driver/DrvSPI.h

## **Return Value**

Version number:

		/ / ^	$\bigcirc$
31:24	23:16	() 5:8	7:0
00000000	MAJOR_NUM	MHNOR_NUM	BUILD_NUM

## Example

printf("Driver version: %x n". DrvSPI\_GetVersion())



# 8. I2C Driver

## 8.1. I2C Introduction

I2C is bi-directional serial bus with two wires that provides a simple and efficient method of data exchange between devices. The I2C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously. Serial, 8-bit oriented bi-directional data transfers can be made up 1.0 Mbps.

For NuMicro™ NUC100 Series, I2C device could act as master or slave and I2C driver can help user to use I2C functions easily.

## 8.2. I2C Feature

The I2C includes following features:

- Support master and slave mode up to Mbps.
- Built-in a 14-bit time-out counter will request the I2C interrupt if the I2C bus hangs up and time-out counter overflows.
- Support 7-bit addressing mode.
- Support multiple address recognition. (four slave address with mask option)

# 8.3. Type Definition

## E\_I2C\_PORT

Enumeration identifier	Value	Description
PORT0	0	I2C port 0
I2C_PORT1	1	I2C port 1

## E 12C CALLBACK TYPE

Enumeration identifier	Value	Description
I2CFUNC	0	For I2C Normal condition
ARBITLOSS	1	For Arbitration Loss condition when I2C operates as master mode.
BUSERROR 2		For I2C Bus Error condition
TIMEOUT	3	For I2C 14-bit time-out counter time out



## 8.4. Functions

## DrvI2C\_Open

## **Prototype**

int32\_t DrvI2C\_Open (E\_I2C\_PORT port, uint36\_t u3 Sus Voc.)

## **Description**

To open the I2C hardware and configure the I2C bus cx ck. The maximum of I2C bus clock is 1MHz.

## **Parameter**

## port [in]

Specify I2C interface, (I2C POP 20 / I2C PORT1)

## u32BusClock [in]

To configure I2( bus ock. The unit is H &.

## Include

Driver/Dr \ \(\alpha \)C.h

## Retern Value

Succe

## Example

/\* Enable I2C0 and Let 3C0 bus clock 100 KHz \*/

DrvI2C (Spen XXC PORT0, 100000);

#### 12C Close

## **Prototype**

int32\_t DrvI2C\_Close (E\_I2C\_PORT port);

## **Description**

To close the I2C hardware.

#### **Parameter**

#### port [in]

Specify I2C interface. (I2C\_PORT0 / I2C\_PORT1)

## Include



```
Driver/DrvI2C.h
```

#### **Return Value**

0 Succeed

## Example

DrvI2C\_Close (I2C\_PORT0); /\* Disable I2C0 \*/

## DrvI2C\_SetClockFreq

## **Prototype**

int32\_t DrvI2C\_SetClockFreq (E\_I2C\_PORT port, int32\_t x 22BusClock);

## **Description**

To configure the I2C bus clock. I2C bus crock  $\geq$  2C source clock  $\langle$  (4 x (I2CCLK\_DIV+1)). The maximum of I2C bus clock is 1MHz.

#### **Parameter**

port [in]

Specify I2C interface, VC\_SORTO / I2C (P) RT1)

## u32BusClock

To configure V Z by's crock. The init is A

#### Inc. de

Liver/DrvI2 S.h

### Return Va.

0 Succee

#### Lample

/\* Set I2 19 us clock 200 KHz \*/

DrvI2C\_S. ClockFreq (I2C\_PORT0, 200000);

## DrvI2C\_GetClockFreq

## **Prototype**

uint32\_t DrvI2C\_GetClockFreq (E\_I2C\_PORT port);

### **Description**

To get the I2C bus clock. I2C bus clock = I2C source  $clock / (4 \times (I2CCLK\_DIV + 1))$ 

## Parameter

port [in]



Specify I2C interface. (I2C\_PORT0 / I2C\_PORT1)

#### Include

Driver/DrvI2C.h

## **Return Value**

I2C bus clock

#### Example

uint32\_t u32clock;

u32clock = DrvI2C\_GetClockFreq (I2C\_POR2 /\* C t I2

## /\* C t I2Cc bus clock \*/

## DrvI2C\_SetAddress

## **Prototype**

int32\_t DrvI2C\_SetAddress (E\_I2C\_PCRT po , uint8\_t\_na\_eNo uint8\_t slave\_addr, uint8\_t GC\_Flag);

### **Description**

To set 7-bit physical cave address to the specified I2C slove address. Four slave addresses supported. The setting takes affect then I2C a periods as slave mode.

#### **Parameter**

#### p [viv]

Specify I2 interface. (I2C\_PORT) / I2C\_PORT1)

#### sla eNo [in]

To slave address. The slaveNo is  $0 \sim 3$ .

#### slave addr [in]

To set 7-12 physical slave address for selected slave address.

#### GC\_Flog[n]

To a bloor disable general call function. (1: enable, 0: disable)

## Include

Driver/DrvI2C.h

#### **Return Value**

0: Succeed

<0: Failed

#### **Example**

DrvI2C\_SetAddress(I2C\_PORT0, 0, 0x15, 0); /\* Set I2C0 1st slave address 0x15 \*/
DrvI2C\_SetAddress(I2C\_PORT0, 1, 0x35, 0); /\* Set I2C0 2nd slave address 0x35 \*/
DrvI2C\_SetAddress(I2C\_PORT0, 2, 0x55, 0); /\* Set I2C0 3rd slave address 0x55 \*/
DrvI2C\_SetAddress(I2C\_PORT0, 3, 0x75, 0); /\* Set I2C0 4th slave address 0x75 \*/



## DrvI2C SetAddressMask

### **Prototype**

int32\_t DrvI2C\_SetAddressMask (E\_I2C\_PORT port, uint8\_t slaveNo, uint8\_t slaveAddrMask);

#### **Description**

To set 7-bit physical slave address mask to the specified I2C sales sides mask. Four slave address masks supported. The setting takes effect when I2C operates a slave mode.

#### **Parameter**

#### port [in]

Specify I2C interface. (I2C\_PORT0 / I2C\_PORT)

#### slaveNo [in]

To select slave address mask. The value 18 to 3.

## slaveAddrMask [in]

To set 7-bit physical slave (ddre) mask for selected slaw a dress mask. The corresponding address left is "Son'it are".

#### Include

Driver/DrvI2C

## Return Value

. Succeed

Failed

## Example

DrvI2C\_SetAddress NCC\_FORT0, 0, 0x15, 0); /\* Set I2C0 1st slave address 0x15 \*/

DrvI2C\_SetAldr ss (AC\_PORT0, 1, 0x35, 0); /\* Set I2C0 2nd slave address 0x35 \*/

\* Set I2Co 1st ave address mask 0x01, slave address 0x15 and 0x14 would be addressed \*/

DrvI2C\_SytAldressMask (I2C\_PORT0, 0, 0x01);

/\* Set I2C0 2nd slave address mask 0x04, slave address 0x35 and 0x31 would be addressed \*/

DrvI2C\_SetAddressMask (I2C\_PORT0, 1, 0x04);

## DrvI2C\_GetStatus

## **Prototype**

uint32\_t DrvI2C\_GetStatus (E\_I2C\_PORT port);

#### **Description**

To get the I2C status code. There are 26 status codes. Please refer to Data Transfer Flow in I2C Section of TRM in details.



```
Parameter
        port [in]
            Specify I2C interface. (I2C_PORT0 / I2C_PORT1)
     Include
        Driver/DrvI2C.h
     Return Value
        I2C status code
     Example
         uint32_t u32status;
         u32status = DrvI2C_GetStatus (I2C_
                                                               C0 current status code */
DrvI2C_WriteData
     Prototype
                DrvI2C_WriteDa
        void
     Description
         To set a byte of
     Parameter 

          ort [in]
                                              / I2C_PORT1)
             Byte data
     Return Vali
        None
     Example
        DrvI2C_WriteData (I2C_PORT0, 0x55); /* Set byte data 0x55 into I2C0 data register */
DrvI2C_ReadData
     Prototype
        uint8_t DrvI2C_ReadData(E_I2C_PORT port);
     Description
```



To read the last data from I2C bus.

#### **Parameter**

#### port [in]

Specify I2C interface. (I2C\_PORT0 / I2C\_PORT1)

#### **Include**

Driver/DrvI2C.h

#### **Return Value**

Last byte data

## **Example**

uint8\_t u8data;

u8data = DrvI2C\_ReadData (I2C\_POR\_50) / ead out byte deta from I2C0 data register \*/

## DrvI2C\_Ctrl

#### **Prototype**

void DrvI2C\_Ctrl(E\_2C\_) QR1 port, uint8\_t stap\_uint8\_t stop, uint8\_t intFlag, uint8\_t ack);

#### **Description**

To set I2C onto 15 it in Jude STA\_STQ, AM, SI in control register.

#### Par meter

#### port [in]

Special 2C interface. (2C\_PORT0 / I2C\_PORT1)

## start [in]

To set STA bit or not. (1: set, 0: don't set). If the STA bit is set, a START or repeat START construction when I2C bus is free.

#### stop [10]

To set STO bit or not. (1: set, 0: don't set). If the STO bit is set, a STOP signal will be generated. When a STOP condition is detected, this bit will be cleared by hardward automatically.

## intFlag [in]

To clear SI flag (I2C interrupt flag). (1: clear, 0: don't work)

## ack [in]

To enable AA bit (Assert Acknowledge control bit) or not. (1: enable, 0: disable)

## Include

Driver/DrvI2C.h

#### **Return Value**



None

#### Example

DrvI2C\_Ctrl (I2C\_PORT0, 0, 0, 1, 0); /\* Set I2C0 SI bit to clear SI flag \*/
DrvI2C\_Ctrl (I2C\_PORT0, 1, 0, 0, 0); /\* Set I2C0 STA bit to send START signal \*/

## DrvI2C\_GetIntFlag

## **Prototype**

uint8\_t DrvI2C\_GetIntFlag(E\_I2C\_PORT por

## **Description**

To get I2C interrupt flag status.

## **Parameter**

port [in]

Specify I2C interface. (I2C\_PORT1)

#### Include

Driver/DrvI2C.h

## **Return Value**

Interrupt (\* ûs (\* 70)

#### Example

uk 8 t u8t gStatus;

u8flagS. PrvI2C\_Get atFlag (I2C\_PORT0); /\* Get the status of I2C0 interrupt flag \*/

## Qrv 2C\_ClearIntFlag

#### Prototype

void **BYI2C\_ClearIntFlag** (E\_I2C\_PORT port);

## **Description**

To clear I2C interrupt flag if the flag is set 1.

#### **Parameter**

port [in]

Specify I2C interface. (I2C\_PORT0 / I2C\_PORT1)

#### **Include**

Driver/DrvI2C.h

## **Return Value**



None

#### **Example**

DrvI2C\_ClearIntFlag (I2C\_PORT0); /\* Clear I2C0 interrupt flag (SI) \*/

## Drvl2C\_EnableInt

## **Prototype**

int32\_t DrvI2C\_EnableInt (E\_I2C\_PORT port);

## **Description**

To enable I2C interrupt function.

#### **Parameter**

port [in]

Specify I2C interface. (I2C\_PORT0 / IC\_PORT1)

#### Include

Driver/DrvI2C.h

## **Return Value**

0 Succe

#### Evar

rvI2C\_Enable at (I2C\_PORTo): / Er able I2C0 interrupt \*/

#### rvI2C Dis bled to

## rototype

int32\_t Drvl. DisableInt (E\_I2C\_PORT port);

#### Description

To disable 2C interrupt function.

## **Parameter**

## port [in]

Specify I2C interface. (I2C\_PORT0 / I2C\_PORT1)

## Include

Driver/DrvI2C.h

#### **Return Value**

0 Succeed

## Example



DrvI2C\_DisableInt (I2C\_PORT0); /\* Disable I2C0 interrupt \*/

## DrvI2C\_InstallCallBack

## **Prototype**

int32\_t DrvI2C\_InstallCallBack (E\_I2C\_PORT port, E\_I2C\_C. LLBACK\_TYPE Type, I2C\_CALLBACK callbackfn);

## **Description**

To install I2C call back function in I2C interrupt bandler

#### **Parameter**

#### port [in]

Specify I2C interface. (I2C\_POR 0 / 1 C\_PORT1)

## Type [in]

There are four types for call back function. (I CFUNC XAR UTBOSS / BUSERROR / TIMEOUT)

I2CFUNC: For no seal A condition

ARBITLOSS to make mode when arbitration less occurs. The status code is 0x38.

BUSERROR. For our perfor condition. The status code is 0x00.

TIMECUT: Or I be time-or counter overflow.

#### ekfi in

Call back a action name for specified interrupt event.

### Include

Driver/Drvi2C.h

## Return Value

0. Succee

<0: Faile

#### **Example**

/\* Install I2C0 call back function 'I2C0\_Callback\_Normal' for I2C normal condition \*/

DrvI2C\_InstallCallback (I2C\_PORT0, I2CFUNC, I2C0\_Callback\_Normal);

/\* Install I2C0 call back function 'I2C0 Callback BusErr' for Bus Error condition \*/

DrvI2C\_InstallCallback (I2C\_PORT0, BUSERROR, I2C0\_Callback\_BusErr);

## DrvI2C\_UninstallCallBack

## **Prototype**

int32\_t DrvI2C\_UninstallCallBack (E\_I2C\_PORT port, E\_I2C\_CALLBACK\_TYPE Type);



## **Description**

To uninstall I2C call back function in I2C interrupt handler.

#### **Parameter**

## port [in]

Specify I2C interface. (I2C\_PORT0 / I2C\_PORT1)

## Type [in]

There are four types for call back function. (I2CFUNC / ALBITACSS > SUSERROR / TIMEOUT)

I2CFUNC: For normal I2C condition

ARBITLOSS: For master mode when arbitra on loss a curs. The status code is 0x38.

BUSERROR: For bus error contision. The status ode is 0x00.

TIMEOUT: For 14-bit time-of courter overflow.

#### Include

Driver/DrvI2C.h

#### **Return Value**

0: Succeed

<0: Failed

#### Example

Uninstall I2 \( \text{Q} call back function for \( \text{2C} \) normal condition \( \*/ \)

D\_{I2C\_Unit\_tallCallBack\_(I2C\_PART0, I2CFUNC);

/\* Unit 1914 CO call back function for Bus Error condition \*/

DrvI2C\_UninstallCxUack(I2C\_PORT0, BUSERROR);

### DNJ26 SetTimeout ounter

#### **Prototype**

int32\_t DrvI2C\_SetTimeoutCounter (E\_I2C\_PORT port, int32\_t i32enable, uint8\_t u8div4);

## **Description**

To configure 14-bit time-out counter.

#### **Parameter**

## port [in]

Specify I2C interface. (I2C\_PORT0 / I2C\_PORT1)

## i32enable [in]

To enable or disable 14-bit time-out counter. (1: enable, 0: disable)



## u8div4 [in]

- 1: Enable DIV4 function. The source clock of the time-out counter is equal to HCLK / 4 when the time-out counter is enabled.
- 0: Disable DIV4 function. The source clock of the time-out counter is from HCLK when the time-out counter is enabled.

#### **Include**

Driver/DrvI2C.h

#### **Return Value**

0 Succeed

## Example

/\* Enable I2C0 14-bit timeout counter and Visable its DIV function \*/

DrvI2C\_EnableTimeoutCount (I2C\_PCT, 1, 1);

## DrvI2C\_ClearTimeoutFlag

## **Prototype**

void DrvI2C\_Clear time utFla (E\_I2C\_P(R1 port);

#### **Description**

To clear I2. The ag if he flag is set

#### Par meter

pot[in]

Specific 2C interface. (2C\_PORT0 / I2C\_PORT1)

## include

Driver/Dry 2011

#### Return Volu

None

## **Example**

DrvI2C\_ClearTimeoutFlag (I2C\_PORT0); /\* Clear I2C0 TIF flag \*/

## DrvI2C\_GetVersion

## **Prototype**

uint32\_t DrvI2C\_GetVersion (void);

## **Description**

Get this module's version.



**Parameter** 

None

Include

Driver/DrvI2C.h

**Return Value** 

netarn varae			
Version numb	per:		$\Diamond$
31:24	23:16	15:8	₹.0
00000000	MAJOR_NUM	MINOR_NUM	BUILD NUM



# 9. RTC Driver

## 9.1. RTC Introduction

Real Time Clock (RTC) unit provides user the real time and calendar message. The RTC uses a 32.768 KHz external crystal. A built in RTC is designed to generate the periodic interrupt signal. The period can be 1/128, 1/64, 1/32, 1/16, 1/8, 1/4/1/2 and 1 second. And the RTC controller supports periodic Time Tick and Alarm Match interruptst.

# 9.2. RTC Features

- There is a time counter (second, minute, hour) and calendar counter (day, month, year) for user to check the time.
- 12-hour or 24-hour mode is selectable.
- Leap year compensation automatically.
- Day of week counter.
- Frequency compensate register,
- All time and calendar message is expressed in BCD code.
- Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second.
- Support RTC Time Tick and Alarm Match interrupt
- Support wake-up chip from power down mode by RTC Time Tick or Alarm Match interrupt.



# **Constant Definition**

Constant Name	Value	Description
DRVRTC_INIT_KEY	0xa5eb1357	A key number to make RTC leaving reset state
DRVRTC_WRITE_KEY	0xA965	A key number to unlock RTC protected regiser
DRVRTC_CLOCK_12	0	12-Hour mode
DRVRTC_CLOCK_24	1	24-Hour mode
DRVRTC_AM	1	a.m.
DRVRTC_PM	2	p.m.
DRVRTC_YEAR2000	2000	Set the year is 2000.
DRVRTC_FCR_REFERENCE	32761	A reference value to compensate 32 kHz

# 9.3. Type Definition

# E\_DRVRTC\_INT\_SOURCE

Enumeration identifier	Value	Description
DRVRTC_ALARM_INT	1	Set alarm interrupt
DRVRTC_TICK_INT	2	Set tick interrupt
DRVRTC_ALL_INT	3	Set alarm and tick interrupt

## E\_DRVRTC\_TICK

Enumeration identifier	Value	Description
DRVRTC_TICK_)_SEC	0	Set tick period 1 tick per second
DRVRTC_TICK_1_2_SEC	1	Set tick period 2 tick per second
DRVRTC_TICK_1_4_SEC	2	Set tick period 4 tick per second
DRVRTC_TICK_1_8_SEC	3	Set tick period 8 tick per second
DRVRTC_TICK_1_16_SEC	4	Set tick period 16 tick per second
DRVRTC_TICK_1_32_SEC	5	Set tick period 32 tick per second
DRVRTC_TICK_1_64_SEC	6	Set tick period 64 tick per second
DRVRTC_TICK_1_128_SEC	7	Set tick period 128 tick per second

## E\_DRVRTC\_TIME\_SELECT

Enumeration identifier	Value	Description
DRVRTC_CURRENT_TIME	0	Select current time option



DRVRTC_ALARM_TIME	1	Select alarm time option
-------------------	---	--------------------------

## E\_DRVRTC\_DWR\_PARAMETER

Enumeration identifier	Value	Description
DRVRTC_SUNDAY	0	Day of Week: Sunday
DRVRTC_MONDAY	1	Day of Week: Monday
DRVRTC_TUESDAY	2	Day of Week: Tuesday
DRVRTC_WEDNESDAY	3	Day of Wee West less av
DRVRTC_THURSDAY	4	Day of Vices: Thursday
DRVRTC_FRIDAY	5	Day of Week: Niday
DRVRTC_SATURDAY	6	ray f Week: Satur lay

## 9.4. Functions

## DrvRTC\_SetFrequencyCompensation

## **Prototype**

int32\_t

C S Freq. ncv ompens do.

int32\_t i32Ft quencyX100

## **Pescription**

Set Frequency Convolusation Data

#### Palameter

i32Frequent X100 [in]

Specify the RTC clock X100, ex: 3277365 means 32773.65.

## Include

Driver/DrvRTC.h

### **Return Value**

E\_SUCCESS: Success

E\_DRVRTC\_ERR\_FCR\_VALUE: Wrong Compensation value

## Example

/\* If the measured RTC crystal frequency is 32773.65Hz.\*/



DrvRTC\_SetFrequencyCompensation (3277365);

## DrvRTC\_IsLeapYear

## **Prototype**

int32\_t

DrvRTC\_IsLeapYear (void);

## **Description**

According to current time, return this year is least fear a not.

#### **Parameter**

None.

## Include

Driver/DrvRTC.h

#### **Return Value**

- 1: This year is a leap year?
- 0: This year is not a kap y

## **Example**

On RTO SLeaver

printf("This is Leap year!"

else

printf( mis is not leap year!")

## rvi TC\_GetIntTick

#### Prototype

int32\_t DrvRTC\_GetIntTick (void);

## **Description**

The function is used to get current Software tick count after enable tick interrupt.

#### **Parameter**

None.

#### Include

Driver/DrvRTC.h

### **Return Value**

Software Tick Count in tick interrupt



## Example

/\* Polling the tick count to wait 3 sec.\*/

DrvRTC\_SetTickMode(DRVRTC\_TICK\_1\_2\_SEC); /\* 1 tick is 0.5 sec.\*/

DrvRTC\_EnableInt(DRVRTC\_TICK\_INT, NULL);

While (DrvRTC\_GetTick() < 6);

printf("Pass though 3 sec\n")

## DrvRTC\_ResetIntTick

## **Prototype**

void DrvRTC\_ResetTick (void);

## **Description**

The function is used to reset the tick country out ag in interrup

#### **Parameter**

None.

#### **Include**

Driver/DrvRTC1

## Return Value

me

#### Exam

DrvR1 \_\_\_\_etTick ();

#### OrvETC WriteFrable

## Prototype

int32 t

DrvRTC\_WriteEnable (void);

## **Description**

Access Password to AER to make access other register enable

## **Parameter**

None.

#### Include

Driver/DrvRTC.h

#### **Return Value**



E\_SUCCESS: Success

E\_DRVRTC\_ERR\_FAILED : Failed.

#### Note

After write a password to AER register, FCR / TAR / CAR / TTK register can be written or read. And after 512 RTC clocks(about 15ms), access enable wiil auto lear.

## **Example**

/\* Before you want to set the value in FCR / TAX / CAR TTR \*gr. using the function to open access account. \*/

DrvRTC\_WriteEnable ();

## DrvRTC\_Init

## **Prototype**

int32\_t DrvRTC\_Init (void);

## **Description**

Initial RTC. It consists of cour calcack function cointer, enable 32K clock and RTC clock and write initial to to leaRTC start count

## Parameter

one.

#### Inclu

Driver C.h.

## Return Value

E\_SUCCESS: Statess

E\_DRVA ERR\_EIO: Initial RTC Failed.

#### Example

/\*In the beginning, call the function to initial RTC \*/
DrvRTC\_Init();

## DrvRTC\_SetTickMode

#### **Prototype**

int32\_t DrvRTC\_SetTickMode(uint8\_t ucMode);

#### **Description**

The function is used to set time tick period for periodic time tick Interrupt.



#### Parameter

ucMode [in]

the structure of DRVRTC\_TICK. It is used to set the RTC time tick period for Periodic Time Tick Interrupt request. It consists of

DRVRTC\_TICK\_1\_SEC

DRVRTC\_TICK\_1\_2\_SEC

DRVRTC\_TICK\_1\_4\_SEC

DRVRTC\_TICK\_1\_8\_SEC

DRVRTC\_TICK\_1\_16\_SEC

DRVRTC\_TICK\_1\_32\_SEC

DRVRTC\_TICK\_1\_64\_SEC

DRVRTC\_TICK\_1\_128\_SEC

DRVRTC\_TICK\_1\_128\_SEC

CRVRTC\_TICK\_1\_128\_SEC

DRVRTC\_TICK\_1\_128\_SEC

CRVRTC\_TICK\_1\_128\_SEC

#### Include

Driver/DrvRTC.h

#### **Return Value**

E\_SUCCESS: Success

E\_DRVRTC\_ERR\_EIO Access Epable failed

E\_DRVRTC\_ERR\_ENOTTY: Parameter is wrong

## Example

/\* Set Tick(interrupt is 128 tick/sec \*

DrvRTC\_SetTickMode (DRVRTC\_TTCK\_1\_128\_SEC);

## DryRTC\_EnableInt

## Prototype

int32 t DrvRTC EnableInt (

DRVRTC MY SOURCE str\_IntSrc,

PFN\_DRVRTC\_CALLBACK pfncallback);

### **Description**

The function is used to enable specified interrupt and install callback function..

### **Parameter**

**str\_IntSrc** [in] the structure of interrupt source. It consists of

DRVRTC\_ALARM\_INT : Alarm interrupt
DRVRTC\_TICK\_INT : Tick interrupt

**DRVRTC\_ALL\_INT** : Alarm and tick interrupt

pfncallback [in] Callback function pointer



### Include

Driver/DrvRTC.h

#### **Return Value**

E\_SUCCESS: Success

E\_DRVRTC\_ERR\_ENOTTY: Parameter is wrong

### **Example**

/\* Enable tick interrupt and install callback function "RTC\_The CarBac fin".\*

DrvRTC\_EnableInt(DRVRTC\_TICK\_INT, Exac TickCalls ackfin)

## DrvRTC\_DisableInt

## **Prototype**

int32\_t

DrvRTC\_DisableInt (

DRVRTC\_INT\_SQURCE tr\_h C

## **Description**

The function is used and specified interrupt and remove callback function.

#### Par nete

r\_IntSrc [in] the structure of interrupt source. It consists of

DRVRTC\_ALARM\_INT : Alarm interrupt
PRVRTC\_TICK\_INT : Tick interrupt

**DRVRTC\_ALL\_INT** : Alarm and tick interrupt

#### Include

Driver/DrvRTC.h

### **Return Value**

E\_SUCCESS: Success

E\_DRVRTC\_ERR\_ENOTTY: Parameter is wrong

## Example

/\* Disable tick and alarm interrupt\*/

 $DrvRTC\_DisableInt(DRVRTC\_ALL\_INT);$ 



## DrvRTC\_Open

```
Prototype
   int32 t
   DrvRTC Open (
     S_DRVRTC_TIME_DATA_T *sPt
   );
Description
   Set Current time (Year/Month/Day, Hour/Ming
Parameter
   *sPt [in]
       Specify the time property and cu
                                               includes
        u8cClockDisplay
        u8cAmPm
        u32cSecond
        u32cMinute
        u32cHour
        u32cDayOfV
        u32cDay
                                           Wakeup function when time alarm happen
   turn Value
   E SUCC
                     EIO: Initial RTC Failed.
Example
   /* Start RTC count from 2009.Jan.19, 13:20:00 . */
   S_DRVRTC_TIME_DATA_T sInitTime;
   sInitTime.u32Year
                          = 2009;
   sInitTime.u32cMonth
                          = 1;
                          = 19;
   sInitTime.u32cDay
   sInitTime.u32cHour
                          = 13;
   sInitTime.u32cMinute
                          = 20;
   sInitTime.u32cSecond
                          = 0;
   sInitTime.u32cDayOfWeek = DRVRTC_MONDAY;
   sInitTime.u8cClockDisplay = DRVRTC_CLOCK_24;
   if (DrvRTC_Open(&sInitTime) !=E_SUCCESS)
```

printf("RTC Open Fail!!\n");




## DrvRTC Read

```
Prototype
   int32 t
   DrvRTC Read (
     E_DRVRTC_TIME_SELECT eTime,
     S_DRVRTC_TIME_DATA_T *sPt
   );
Description
   Read current date/time or alarm date/time from RTC setting
Parameter
   eTime [in]
       Specify the current/alarm time to be read.
           DRVRTC_CURRENT_TIME
                                          : Current time
           DRVRTC_ALARM_TIME
                                          : Alarm time
   *sPt [in]
       Specify the buffer to store the data read from RTC. It includes:
                              : DRVRTC_CLOCK_12 / DRVRTC_CLOCK_24
: DRVRTC_AM / DRVRTC_PM
           u8cClockDisplay
           u8cAmPm
           u32cSecond
                              Second value
                               Minute value
           u32cMinute
           u32cHour
                               Hour value
                               Day of week
           u32cDayOfWeek
           и32cDay,
                              : Ďay value
           u32cMonth
                              : Month value
                              : Year value
           u32Year
Include
   Driver DryRTC.h
Return Value
   E_SUCCESS: Success
   E_DRVRTC_ERR_EIO: Initial RTC Failed.
Example
   /* Condition: You want to get current RTC calendar and time */
   S_DRVRTC_TIME_DATA_T sCurTime;
   DrvRTC_Read(DRVRTC_CURRENT_TIME, &sCurTime);
```



printf("Current Time:%d/%02d/%02d %02d:%02d:%02d:%02d\n",
 sCurTime.u32Year,sCurTime.u32cMonth,sCurTime.u32cDay,sCurTime.u32cHour,sCurTi
 me.u32cMinute,sCurTime.u32cSecond);





/\* Condition: Update current the second of time to zero \*/

S\_DRVRTC\_TIME\_DATA\_T sCurTime;

DrvRTC\_Read(DRVRTC\_ALARM\_TIME, &sCurTime);

sCurTime.u32cSecond = 0;

DrvRTC\_Write(DRVRTC\_ALARM\_TIME, &sCurTime);

## DrvRTC\_Close

## **Prototype**

int32 t

DrvRTC\_Close (void);

## Description

Disable NVIC channel of RTC and both tick and alarm interrupt.

#### Include

Driver/DrvRTC.h

## **Return Value**

E\_SUCCESS: Success

## Example

DrvRTC\_Close();

## DrvRTC\_GetVersion

## Prototype

int32<sub>C</sub>t

DrvRTC\_GetVersion (void);

## **Description**

Return the current version number of driver.

#### **Include**

Driver/DrvRTC.h

#### **Return Value**

Version number:

31:24	23:16	15:8	7:0
00000000	MAJOR_NUM	MINOR_NUM	BUILD_NUM



# 10. CAN Driver

## 10.1. CAN Introduction

The CAN Core performs communication according to the CAN protocol version 2.0 part A and B. The bit rate can be programmed to values up to 1MBit/s. For the connection to the physical layer, additional transceiver hardware is required.

For communication on a CAN network, individual Message Objects are configured. The Message Objects and Identifier Masks for acceptance filtering of received messages are stored in the Message RAM. Only NuMicro TM 130/140 support the CAN application.

## 10.2. CAN Feature

Its main features are listed as following

- Supports CAN protocol version 2.0 part A and B.
- Bit rates up to 1 MBit/s.
- 32 Message Objects.
- Each Message Object has its own identifier mask.
- Programmable FIFO mode (concatenation of Message Objects).
- Maskable interrupt.
- Disabled Automatic Re-transmission mode for Time Triggered CAN applications.
- Programmable loop-back mode for self-test operation.
- 16-bit module interfaces to the AMBA APB bus.
- Support wakeup function.

# 10,3. Constant Definition

Table 10-1: Callback function

Name	Value	Description
CALLBACK_RXOK	0	RX OK Callback function pointer
CALLBACK_TXOK	1	TX OK Callback function pointer
CALLBACK_EWARN	2	Warning Callback function pointer



Name	Value	Description
CALLBACK_BOFF	3	Bus Off Callback function pointer
CALLBACK_MSG	4	Message Callback function pointer
CALLBACK_WAKEUP	5	Wakeup Callback function pointer

Table 10-2: ID Type

Name	Value	Description
CAN_STD_ID	0	Standard IP 11-bit
CAN_EXT_ID	1	Extended ID (2s bits)

Table 10-3: Frame Type

Name	Value	Description.	
REMOTE_FRAME	0	Remote Le	
DATA_FRAME	X	Pata Frame	

# 10.4. Functions

#### Dm/CAN Init

## Prototype

void DrvCAN\_lun(void)

#### Description

The function is used to reset and Initializes CAN IP

## Parameter

None

#### Include

Driver/DrvCAN.h

## **Return Value**

None

## **Example**

/\* Enable CAN IP clock \*/

DrvCAN\_Init();



## DrvCAN\_Close

## **Prototype**

void DrvCAN\_Close(void);

#### **Description**

Reset and clear all CAN control and disable CAN IP

#### **Parameter**

None

#### Include

Driver/DrvCAN.h

#### **Return Value**

None

## **Example**

/\* Disable CAN IP clock Cear Choach function pointer a deeset CAN IP\*/
DrvCAN\_Close();

## DrvCAN\_Open

#### Prot

t32 t DrvCAN Open(uint32 t 3. kb is)

#### Descripton

The function is used to set but timing parameter according current clock and target bit rate.

#### **R**arameter

#### a32kbps [11]

The arg t CAN kilo bit rate per second.

The range of u32kbps is 1~1000Kbps.

## Include

Driver/DrvCAN.h

#### **Return Value**

E\_DRVCAN\_ERR\_BITRATE Set target bit-rate fail
E\_SUCCESS Set bitrate successful.

## Example

/\* Set CAN bitrate is 500kbps \*/

DrvCAN\_Open(500);



## DrvCAN\_SetTiming

#### **Prototype**

void DrvCAN\_SetTiming(uint8\_t u8Tseg2, uint8\_t u8Tseg1, uint8\_t u8Sjw, uint32\_t u32Brp);

#### **Description**

Setups the CAN timing with specific parameters.

#### **Parameter**

#### u8Tseg1 [in]

specifies Time Segment before the sample point. This parameter must be a number between 1 and 16.

#### u8Tseg2 [in]

Time Segment after the sample point. This parameter must be a number between 1 and 8.

## u8Sjw [in]

Synchronisation Jump Width. This parameter rust be a rumber between 1 and 4.

## u32Brp [in]

Baud Rate Prescaler. This parameter as the a number between 1 and 1024

Shown CAN bit-rate calculation equation as below:

CAN speed (bps) 
$$\Rightarrow = \frac{\text{APB\_CLK}}{(u\$1 \sec x + 18 T \sec 2 + 3) \times (u32 \text{Bpr} + 1)}$$

Whrer fAPB\_CLK: System clock freq.

u8Tseg1. The segment 1

u8T. eg. The time segment 2

u32 or: the baud-rate prescale

#### Include

Driver/DrvCAN.h

#### **Return Value**

None

## **Example**

/\* Set CAN Bus timing according your desired. T2= 2, T1= 3,SJW=1, BRP =1\*/

DrvCAN\_EnterInitMode();

DrvCAN\_SetTiming(2,3,1,1);



DrvCAN\_LeaveInitMode();

If the system clock freq = 16MHz, so

CAN bit-rate = 
$$\frac{16000000}{(2+3+3)\times(1+1)}$$
 = 1000kbps

## DrvCAN\_ResetMsgObj

## **Prototype**

void DrvCAN\_ResetMsgObj (uint8\_t u8MsgObj)

## **Description**

Configures the message object as default

## **Parameter**

u8MsgObj [in]

specifies the Message object in other, from o to 31

## Include

Driver/DrvCAN.h

## **Return Value**

E\_SUCCE. S: S V CES

\_DRVCAN\_NO\_6\_\_FUL\_INTEVALCE: No useful interface

#### Examele

/\* Rese CA Message Object No.5 information\*/

DrvCAN\_ResetMs, Cb (5)

## DNCAN\_ReservingObj

#### **Prototype**

void DrvCAN\_ResetAllMsgObj (void);

## Description

Configures all the message objects as default.

#### **Parameter**

None

#### Include

Driver/DrvCAN.h

## **Return Value**



None.

#### Example

/\* Reset all CAN Message Object \*/
DrvCAN\_ ResetAllMsgObj ();

## DrvCAN\_SetTxMsgObj

## **Prototype**

#### **Description**

The function is used to configure a trapemit object.

## **Parameter**

## u8MsgObj [in]

specifies the Message object number, from 0 to 31

## pCanMsg [in]

A structure aboy A V m. sage object

## idType:

specifies the idealificative of the names that will be transmitted, using this message object if his parameter can be one of the following values:

AN\_STO\_IF (s andard ID, 11-bit)

CAN EXT\_ 2 (extended ID, 29-bit)

pe: DATA\_FRAME or REMOTE\_FRAME

Id: specifies the identifier used for acceptance filtering

Dlc: Desiro dat. Sytes you want to send. Maximun is 8.

Data 0] Par. [7]: Data value

#### Include

Driver/DrvCAN.h

## **Return Value**

**E\_SUCCESS: SUCCESS** 

E\_DRVCAN\_NO\_USEFUL\_INTERFACE: No useful interface

## **Example**

/\* Configure tMsg structure content into Message Object 0 \*/

STR\_CANMSG\_T tMsg;

/\* Send a 11-bits message \*/



```
tMsg.FrameType= DATA_FRAME;
        tMsg.IdType
                      = CAN_STD_ID;
        tMsg.Id
                      = 0x7FF;
        tMsg.Dlc
                      = 0;
        if(DrvCAN\_SetTxMsgObj(MSG(0),\&tMsg) < 0)
           printf("Set Tx Msg Object failed\n");
DrvCAN_SetMsgObjMask
     Prototype
        int32_t DrvCAN_SetMsgObjMask(uint8_t u8MsgOb
                                                       STR_CX NMASK_T* MaskMsg);
     Description
        Configures Mask as the message object
     Parameter
        u8MsgObj [in]
            specifies the Me
        MaskMsg [in]
            specifies
            The a
                                     sk ID bit)
                                  e ( Mask ID Type)
     Return Value
        E_SUCCESS: SUCCESS
        E_DRVCAN_NO_USEFUL_INTERFACE: No useful interface
     Example
        /* Set CAN Message Object No.0 Mask ID is 0x7FF */
```

STR\_CANMASK\_T tMsg; tMsg. u32Id = 0x7FF;if(DrvCAN\_SetMsgObjMask(0, &tMsg); < 0) printf("Set Msg Object failed\n");



## DrvCAN\_SetRxMsgObj

#### **Prototype**

int32\_t DrvCAN\_SetRxMsgObj(uint8\_t u8msgobj, uint8\_t u8idType, uint32\_t u32id, uint8\_t u8singleOrFifoLast);

#### **Description**

The function is used to configure a receive message object.

## **Parameter**

#### u8MsgObj [in]

specifies the Message object number, from 0 to 31

## idType [in]

specifies the identifier type of the fram is that will be transmitted using this message object. This parameter can be one of the following values

- CAN\_STD\_ID (standard\_11-bit)
- CAN\_EXT\_ID (ex ende ID 29-bit)

## u32id [in]

specifies the ide tifie and acceptance filering

## u8singleOrFif Last in

specifies the ad-of buffer indicator.

This parameter can be one of the Mowing values:

- TRUE for single receive a ject or a FIFO receive object that is the last one of the FIFO
- FALSE: for a NFO receive object that is not the last one

# Include

Oriver/Dr. C. A. In

#### Return Value

E\_SUCCESS: SUCCESS

E\_DRVCAN\_NO\_USEFUL\_INTERFACE: No useful interface

## Example

/\* Configure CAN Message Object No.0 only receive ID 0x123 \*/

STR\_CANMSG\_T rMsg;

if(DrvCAN\_SetRxMsgObj(MSG(0),CAN\_STD\_ID, 0x123,TRUE) < 0)

printf("Set Rx Msg Object failed\n");



## DrvCAN\_CIrIntPnd

## **Prototype**

int32\_t DrvCAN\_ClrIntPnd (uint8\_t u8msgobj);

#### **Description**

The function is used to reset IntPnd and TXRQSTNEWDAT bit in a Yessage Object.

#### **Parameter**

#### u8MsgObj [in]

specifies the Message object number, from to 31.

#### Include

Driver/DrvCAN.h

#### **Return Value**

**E\_SUCCESS: SUCCESS** 

E\_DRVCAN\_NO\_USER\_U\_I\_TTP\_AFACE: No usefakin erfa

#### Example

/\* Clear CAN Message C Jec Q interrupt ...d. g 3

DrvCAN\_ Clrl (Pnc (d);

## DrvCAL SetTxRt st

#### Protot pe

uint32\_t\_\_.CAN\_SctTxRq.t (uint8\_t u8MsgObj);

## Description

The function is used to set transmit request bit in the target message object.

#### Paramete.

## u8MsgObj [in]

specifies the Message object number, from 0 to 31.

#### Include

Driver/DrvCAN.h

## **Return Value**

**E\_SUCCESS: SUCCESS** 

## **Example**

/\* After call DrvCAN\_SetTxMsg () to set up your message content into target message object , you can call this API and let Message Handler to send this message\*/



/\*Set the TxRqst bit of Message object No.0\*/ DrvCAN\_SetTxRqst (0);

## DrvCAN\_ReadMsgObj

#### **Prototype**

int32\_t DrvCAN\_ReadMsgObj(uint8\_t u8MsgObj, uint8\_t release\_STA\_CANMSG\_T\*pCanMsg);

## **Description**

Gets the message, if received.

#### **Parameters**

## u8MsgObj [in]

specifies the Message object number, rong to 31.

#### u8Release [in]

specifies the message release in cator.

This parameter can be the do the following values

- TRUE: the me sage bjec is released vines getting the data.
- FALSE: pessa e ob t is not r lease.

## pCanMsg [m]

pointer to the core ge structure where received data is copied.

#### Include

Drive OrvC N

#### eturn Value

- E SUCCES Sicces

E\_DRVC4N\_YO\_PENDING\_MSG: No any message received

#### Example

/\* Polling IIDR flag to wait specified message object status changed and receive information is stored as rMsg structure.\*/

while(CAN->u32IIDR ==0); /\* Wait IIDR is changed \*/

DrvCAN\_ ReadMsgObj (CAN->u32IIDR -1,TRUE,&rMsg);

## DrvCAN\_WaitEndOfTx

#### **Prototype**

int32\_t DrvCAN\_WaitEndOfTx(void);

## **Description**

Waiting until current transmission is finished



#### **Parameters**

None

#### Include

Driver/DrvCAN.h

#### **Return Value**

- E\_SUCCESS: Transmission ended

#### **Example**

/\* Wait.Transmit OK\*/
DrvCAN\_WaitEndOfTx();
printf("Transmit successfully");

## DrvCAN\_BasicSendMsg

## **Prototype**

int32\_t DrvCAN\_BasicSe\_Ms, YR\_ ANMSG\_\*(\* pCa.M.g)

## **Description**

The function is a late of to said Coll message in B. S.C mode of test mode. Before call the API, the user should be coll Dr. C. V. Ente rest. Tod. (CAN\_TESTR\_BASIC) and let CAN controllers are late mode. Prease notice IF1 Registers used as Tx Buffer in late rode.

#### Para neter

pCal (sg [i

Pointer to the reseage structure containing data to transmit..

## clude

Driver/Prv CAN

#### Return Value

E\_SUCCESS: Transmission OK

E\_DRVCAN\_ERR\_TIMEOUT: Check busy flag of interface 0 is timeout

## **Example**

/\* Use basic mode to send message without using message ram\*/
STR\_CANMSG\_T msg1;
msg1.FrameType= DATA\_FRAME;
msg1.IdType = CAN\_STD\_ID;
msg1.Id = 0x555;
msg1.Dlc = 0;



DrvCAN\_BasicSendMsg(&msg1);

## DrvCAN\_BasicReceiveMsg

## **Prototype**

int32\_t DrvCAN\_BasicReceiveMsg(STR\_CANMSG\_T\* pCanMs\_

## **Description**

Get a message information in BASIC mode. This mode does not us the message RAM Using IF2 to get receive message information

#### **Parameter**

## pCanMsg [in]

pointer to the message structure there message is copied.

#### Include

Driver/DrvCAN.h

#### **Return Value**

E\_SUCCESS: Rece .o. OK

E\_DRVCAN\_NO\_REN\_IN \ MSG: No ... y dessige received

#### **Example**

Way data in and feet a in times structure\*

TR CANMSO T rMsg:

Dry AN\_Wa Msg();

DrvCAN\_basicReceiveMsg(&rMsg);

## Arve AN EnterIn Woode

#### Prototype

void DrvC.N\_EnterInitMode(void);

## **Description**

This function is used to set CAN to enter initialization mode and enable access bit timing register. After bit timing configuration ready, user must call DrvCAN\_LeaveInitMode()to leave initialization mode and lock bit timing register to let new configuration take effect.

#### **Parameter**

None

## **Include**

Driver/DrvCAN.h

## **Return Value**



None

#### **Example**

/\* Enter init mode and user can changed bus timing settings.\*/

DrvCAN\_EnterInitMode();

## DrvCAN\_LeaveInitMode

## **Prototype**

void DrvCAN\_LeaveInitMode(void);

#### **Description**

This function is used to set CAN to leave initialization in de to let bit timing configuration take effect after configuration ready.

#### **Parameter**

None

#### Include

Driver/DrvCAN.h

## **Return Value**

None

## **Exa** hple

/ leave init hode and to let the bit iming configuration take effect.\*/

DrvC. V. Le /eInitMode.

## DivCNN\_EnterTextMode

#### Prototype

void DrvCAN\_EnterTestMode(uint8\_t u8TestMask);

## **Description**

Switchs the CAN into test mode. There are four test mode (BASIC/SILENT/LOOPBACK/LOOPBACK combined SILENT/CONTROL\_TX\_PIN)could be selected. After setting test mode,user must call DrvCAN\_LeaveInitMode() to let the setting take effect.

## Parameter

## u8TestMask [in]

specifies the configuration in test modes

It could be

CAN\_TESTR\_BASIC : Enable basic mode of test mode



CAN\_TESTR\_SILENT : Enable silent mode of test mode

CAN\_TESTR\_LBACK : Enable Loop Back Mode of test mode

CAN\_TESTR\_TX0 : Set low bit of control CAN\_TX pin bit field CAN\_TESTR\_TX1 : Set high bit of control CAN\_TX pin bit feild

#### Include

Driver/DrvCAN.h

#### **Return Value**

None

## Example

/\* Enter basic mode of test mode\*/

DrvCAN\_EnterTestMode (CAN\_TEXT\_B SIC);

## DrvCAN\_LeaveTestMode

## **Prototype**

void DrvCAN\_Leave as Mod. void,

## **Description**

This function is use to Leaves the carrentes, slode (switch into normal mode)...

#### Par meter

N ne

## Include

Driver/DrvCANh

#### **N** turn Value

None

#### **Example**

/\* Leave test mode and then enter normal mode \*/

DrvCAN\_ LeaveTestMode ();

## DrvCAN\_IsNewDataReceived

## **Prototype**

uint32\_t DrvCAN\_IsNewDataReceived (uint8\_t u8MsgObj);

## **Description**

This function is used to get the waiting status of a received message.



#### **Parameter**

#### u8MsgObj [in]

specifies the Message object number, from 0 to 31.

## Include

Driver/DrvCAN.h

#### **Return Value**

A non-zero value if the corresponding message object has at ew dat, but set, else 0.

## **Example**

```
/* Check message object 0 is no received new message */
if(!DrvCAN_IsNewDataReceived (0);
return false;
```

## DrvCAN\_IsTxRqstPending

## **Prototype**

uint32\_t DrvCAN\_Is7 are stPe\_ding\_tant8\_t r MsgOb;

## **Description**

This function is use to get the request per in status of a transmitted message...

#### Par meter

#### u MsgObi Mal

scifie the Message object number, from 0 to 31.

## nclude

Driver/DryCANA

#### Return Yak

A non-zero value if the corresponding message has an tx request pending, else 0.

## **Example**

```
/* Check message object 0 transmit request is sent or not */
if(!DrvCAN_IsTxRqstPending (0);
return false;
```

## DrvCAN\_IsIntPending

## **Prototype**

uint32\_t DrvCAN\_IsIntPending(uint8\_t u8MsgoObj);



## **Description**

This function is used to get the interrupt status of a message object.

#### **Parameter**

## u8MsgObj [in]

specifies the Message object number, from 0 to 31.

#### Include

Driver/DrvCAN.h

#### **Return Value**

A non-zero value if the corresponding message has a interrup pending, else 0.

#### **Example**

```
/* Check message object 0 interrupt is proving not */
if(!DrvCAN_ IsIntPending (0);
return false;
```

## DrvCAN\_IsObjectValig

## **Prototype**

uint32\_t Dr. CAV sobject valid(uint 1\_t sN \_\_Obj);

## **Des** ription

This function is used to test the validity of a message object (ready to use)...

#### Parameter

## u8MsgObj [in]

specifies the Message object number, from 0 to 31.

#### Includ

Driver/Dr. SAN.h

## **Return Value**

A non-zero value if the corresponding message object is valid, else 0.

#### Example

```
/* Check message object 0 is valied or not */
if(!DrvCAN_ IsObjectValid (0);
return false;
```



## DrvCAN\_ResetIF

#### **Prototype**

void DrvCAN\_ResetIF(uint8\_t u8IF\_Num);

#### **Description**

This function is used to reset message interface parameters..

#### **Parameter**

## u8IF\_Num [in]

specifies the Message Control Interface

#### **Include**

Driver/DrvCAN.h

## **Return Value**

None

## **Example**

/\* Reset interface 0 all set ing a gister value \*

DrvCAN\_ResetIF(0)

## DrvCAN\_WaitAsg

## **Prootype**

vol DrvCAN WaitMsg(von');

#### escription

This function is used to wait message into message buffer in basic mode. Please notice the function is police NEWDAT bit of MCON register by while loop and it is used in basic node.

#### Parameter

None

#### Include

Driver/DrvCAN.h

## **Return Value**

None

#### **Example**

/\* Wait new message into message ram \*/

DrvCAN\_WaitMsg ();

printf("New Data In\n");



## DrvCAN\_EnableInt

## **Prototype**

int32\_t DrvCAN\_EnableInt(uint16\_t u16IntEnable);

## **Description**

Enable CAN interrupt and NVIC corresponding to CAN.

#### **Parameter**

## u16IntEnable [in]

Interrupt Enable (CAN\_CON\_IE or CAN\_x QN\_SIE \r CAN\_CON\_EIE).

#### It could be

CAN\_CON\_IE : Module Interrur ... ble

CAN\_CON\_SIE : Status Change Interrup Stable

CAN\_CON\_EIE: Error Interrupt Enable

#### Include

Driver/DrvCAN.h

#### **Return Value**

E\_SUCCESS : success

#### Exap

Interrupt En. le \*/

Dr CAN\_En pleInt(CAL\_CON\_I)

#### rvan DisableInt

#### rototype

int32\_t\rvCAN\DisableInt(uint16\_t u16IntEnable);

#### **Description**

Disable CAN interrupt and NVIC corresponding to CAN.

#### **Parameter**

#### u16IntEnable [in]

Interrupt Enable (CAN\_CON\_IE or CAN\_CON\_SIE or CAN\_CON\_EIE).

CAN\_CON\_IE : Module interrupt enable

CAN\_CON\_SIE: Status change interrupt enable

CAN\_CON\_EIE: Error interrupt enable

#### Include

Driver/DrvCAN.h



#### **Return Value**

None.

#### **Example**

/\* Interrupt Disable \*/

DrvCAN\_DisableInt(CAN\_CON\_IE);

## DrvCAN\_InstallCallback

#### **Prototype**

int32\_t DrvCAN\_InstallCallback(E\_CAN\_C\_LL, ACK\_T, PE Type, CAN\_CALLBACK callbackfn);

## Description

Install CAN call back function for CAN ... man unction MSG,RXOK,TXOK,EWARN,BOFF,WALEUP.

#### **Parameter**

#### Type [in]

E\_CAN\_CALL ACL TY E (CALLBACK\_RXOK or CALLBACK\_TXOK or CALLBACK\_EVALUE ACLBACK\_OFT) of CALLBACK\_MSG or CALLBACK\_NAL EUP. More detail please ref Table 10.1

## callback [i

callback unction pointer

#### Inclu le

Drive DryC N.h

#### oturn Valua

E SUCCESS Sicce

E E DRVCAN ERR ARGUMENT: Failed

#### Example

/\* Install Message callback function "TestFnMsg" \*/

 $DrvCAN\_InstallCallback(CALLBACK\_MSG, (CAN\_CALLBACK)TestFnMsg);$ 

## DrvCAN\_UninstallCallback

## **Prototype**

int32\_t DrvCAN\_UninstallCallback(E\_CAN\_CALLBACK\_TYPE Type);

## Description

The function is used to uninstall exist callback function pointer.

#### **Parameter**



## Type [in]

E\_CAN\_CALLBACK\_TYPE (CALLBACK\_RXOK or CALLBACK\_TXOK or CALLBACK\_EWARN or CALLBACK\_BOFF or CALLBACK\_MSG or CALLBACK\_WAKEUP). More detail please ref Table 10.1

## Include

Driver/DrvCAN.h

#### **Return Value**

E\_SUCCESS: Success

E\_ E\_DRVCAN\_ERR\_ARGUMENT: Failed

## Example

/\* Remove all message object callbag 10th, tion pointer \*/

DrvCAN\_UninstallCallback(CALLBA V NB V);

## DrvCAN\_EnableWakeUp

## **Prototype**

void DrvCAN\_Enab Wak Up( oid)

#### **Description**

The function is a state to that wakeup function

#### Par meter

Na

## **Include**

Driver/DrvCAN

#### Re irn Value

None

#### **Example**

/\* Enable wake-up function \*/

DrvCAN\_EnableWakeUp();

## DrvCAN\_DisableWakeUp

#### **Prototype**

void DrvCAN\_DisableWakeUp(void);

## **Description**

The function is used to disable wakeup function.



#### **Parameter**

None

#### Include

Driver/DrvCAN.h

#### **Return Value**

None

## Example

/\* Disable wake-up function \*/
DrvCAN\_DisableWakeUp()

## DrvCAN\_GetCANBitRate

## **Prototype**

int32\_t DrvCAN\_GetCAl\_\_(tR.\_\_void

## **Description**

Return current bitrale according to u ter bit tiping parameter settings.

## Parameter

one

#### Inclue

Driver, N.h

## Return Value

Current Bit Rate vilo bit per second)

#### Example

/\* Get current CAN bit rate \*/

int32 i32bitrate;

i32bitrate = DrvCAN\_GetCANBitRate ();

## DrvCAN\_GetTxErrCount

## **Prototype**

uint32\_t DrvCAN\_GetTxErrCount(void);

## **Description**



The function is used to get current transmit error counter (TEC)

#### **Parameter**

None

## Include

Driver/DrvCAN.h

#### Return Value

Current Transmit Error Counter(TEC)

## Example

/\* Get current transmit error counter(TEC) \*/

int32 i32TxErrCnt

 $i32TxErrCnt = DrvCAN\_GetTxErrC$ 

## DrvCAN\_GetRxErrCount

## **Prototype**

uint32\_t DrvCAN\_C (Rxl, Cot v(void);

## **Description**

The functive is a set to get current receive error counter (REC)

#### Par meter

No

## Include

Driver/DrvCAN IN

#### Re irn Value

Current Receive Error Counter(REC)

## **Example**

/\* Get current receive error counter(REC) \*/

int32 i32RxErrCnt

i32RxErrCnt = DrvCAN\_ GetRxErrCount ();

## DrvCAN\_GetVersion

#### **Prototype**

uint32\_t DrvCAN\_GetVersion (void);



## Description

Get this module's version.

## **Parameter**

None

## Include

Driver/DrvCAN.h

## **Return Value**

CAN driver current version number:

31:24	23:16	15:8	7:0
00000000	MAJOR_NUM	MINOR_NU.	BUILD_NUM

## **Example**

/\* Get CAN driver current version number

int32\_t i32CANVersionNum

i32CANVersionNum = Drvc \N\_\setV \sion();



# 11. PWM Driver

## 11.1. PWM Introduction

The basic components in a PWM set is pre-scaler, clock divider, 16-bit counter, 16-bit comparator, inverter, dead-zone generator. They are all driven by engine clock source. There are four engine clock sources, included 12 MHz crystal clock, 32 KHz crystal clock, HCLK, and internal 22 MHZ clock. Clock divider provides the channel with 5 clock sources (1, 1/2, 1/4, 1/8, 1/16). Each PWM-timer receives its own clock signal from clock divider which receives clock from 8-bit pre-scaler. The 16-bit counter in each channel receive clock signal from clock selector and an be used to handle one PWM period. The 16-bit comparator compares number in counter with threshold number in register loaded previously to generate PWM duty cycle.

To prevent PWM driving output pin with unsteady wavefork, 16 bit counter and 16-bit comparator are implemented with double buffering feature. Use can feel nee to write data to counter buffer register and comparator buffer register without generally glitch.

When 16-bit down counter reaches zero, the interup request is generated to inform CPU that time is up. When counter reaches zero, if counter is set as a to-reload mode, it is reloaded automatically and start to generate next cycle. User can set counter as one-shot mode instead of auto-reload mode. If counter is set as one-shot mode, counter will stip and generate one interrupt request when it reaches zero.

## 11.2. RWM Features

The PWM controller inch des following features:

- Up to two NVM group (PWMA/PWMB). Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix to know the number of PWM group.
- Each PWM group has two PWM generators. Each PWM generator supports one 8-bit prescaler, one clock divider, two PWM-timers (down counter), one dead-zone generator and two PWM outputs.
- One-shot or Auto-reload PWM mode.
- Up to eight capture input channels.
- Each capture input channel supports rising/falling latch register and capture interrupt flag.



# 11.3. Constant Definition

Constant Name	Value	Description
DRVPWM_TIMER0	0x00	PWM Timer 0
DRVPWM_TIMER1	0x01	PWM Timer 1
DRVPWM_TIMER2	0x02	PWM Timer 2
DRVPWM_TIMER3	0x03	PWM Timer 3
DRVPWM_TIMER4	0x04	PWM Timer 4
DRVPWM_TIMER5	0x05	PWM Timer 5
DRVPWM_TIMER6	0x06	PWM Timer 6
DRVPWM_TIMER7	0x07	PWM Timer 7
DRVPWM_CAP0	0x10	RWM Capture 0
DRVPWM_CAP1	0x11	PWM Capture 1
DRVPWM_CAP2	0x12	PWM Capture 2
DRVPWM_CAP3	0x13	PWM-Capture 3
DRVPWM_CAP4	0x14>\\/	PWM Capture 4
DRVPWM_CAP5	0x15\	PWM Capture 5
DRVPWM_CAP6	0x16\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	PWM Capture 6
DRVPWM_CAP7	0x17	PWM Capture 7
DRVPWM_CAP_ALL_INT	3	PWM Capture Rising and Falling Interrupt
DRVPWM_CAP_RISING_INT	))	PWM Capture Rising Interrupt
DRVPWM_CAP_FALLING_INT	2	PWM Capture Falling Interrupt
DRVPWM_CAP_RISING_FLAG	6	Capture rising interrupt flag
DRVPWM_CAP_FALLING_FLAG	<b>1</b> /1	Capture falling interrupt flag
DRVPWM_CLOCK_DIV_4	4	Input clock divided by 1
DRVPWM_CLOCK_DIV_2	Ø <> ,	Input clock divided by 2
DRVPWW_CLOCK_DIV_4	ЭĬ	Input clock divided by 4
DRVPWM_CLOCK_DIV_8	2	Input clock divided by 8
DRVPWM_CLOCK_DK/_Y6//	3	Input clock divided by 16
DRVPWM_EXT_12M	0	PWM clock source from external 12M
/		crystal PWM clock source from external 32K
DRVPWM_EXT_32K	1	crystal
DRVPWM HCLK	2	PWM clock source from HCLK
DRVPWM_INTERNAL_22M	3	PWM clock source from internal 22MHz oscillator
DRVPWM_AUTO_RELOAD_MODE	1	PWM Timer auto-reload mode
DRVPWM_ONE_SHOT_MODE	0	PWM Timer One-shot mode



## 11.4. Functions

## DrvPWM\_IsTimerEnabled

## **Prototype**

int32\_t DrvPWM\_IsTimerEnabled(uint8\_t u8Timer);

#### **Description**

This function is used to get PWM specified time snable, sable tall

#### **Parameter**

## u8Timer [in]

#### Include

river DrvP VM.h

#### Return Value

1: The pecif of timer is exabled

0: The specified times a disabled

printf("PWM timer 3 is disabled!\n");

#### kample

int32 t i32sta.

/\* Check IPWM timer 3 is enabled or not \*/
if(DrvPWM\_IsTimerEnabled (DRVPWM\_TIMER3)==1)
printf("PWM timer 3 is enabled!\n");
else if(DrvPWM\_IsTimerEnabled (DRVPWM\_TIMER3)==0)

## DrvPWM\_SetTimerCounter

## **Prototype**

void DrvPWM\_SetTimerCounter(uint8\_t u8Timer, uint16\_t u16Counter);



## **Description**

This function is used to set the PWM specified timer counter.

#### **Parameter**

## u8Timer [in]

```
Specify the timer.

DRVPWM_TIMER0: PWM timer 0.

DRVPWM_TIMER1: PWM timer 1.

DRVPWM_TIMER2: PWM timer 2.

DRVPWM_TIMER3: PWM timer 3.

DRVPWM_TIMER4: PWM timer 4.

DRVPWM_TIMER5: PWM timer 5.

DRVPWM_TIMER6: PWM timer 6.

DRVPWM_TIMER7: PWM timer 7.
```

## u16Counter [in]

Specify the timer value.  $(0\sim65535)$ . If the counter is set to 0, the timer will stop.

#### Include

Driver/DrvPWM.h

#### **Return Value**

None

## **Example**

Set 10000 to PW. Cher 3 counted register. When the PWM timer 3 start to count down, WM timer 3 wll count down from 10 00 to 0. If PWM timer 3 is set to auto-reload mode, the PWM timer 3 will reload 10000 to PWM timer 3 counter register after PWM timer 3 counted down to 0 and PWM timer 3 will continue to count down from 10000 to 0 again. \*/

DrvPWM\_SetTimerCounter(DRVPWM\_TIMER3, 10000);

## vv WM\_GetTimerCounter

#### Prototype

#### **Description**

This function is used to get the PWM specified timer counter value

#### **Parameter**

#### u8Timer [in]

```
Specify the timer.

DRVPWM_TIMER0: PWM timer 0.

DRVPWM_TIMER1: PWM timer 1.

DRVPWM_TIMER2: PWM timer 2.

DRVPWM_TIMER3: PWM timer 3.

DRVPWM_TIMER4: PWM timer 4.
```



DRVPWM\_TIMER5: PWM timer 5. DRVPWM\_TIMER6: PWM timer 6. DRVPWM TIMER7: PWM timer 7.

#### Include

Driver/DrvPWM.h

#### **Return Value**

The specified timer counter value.

#### Example

/\* Get PWM timer 5 counter value. \*/

uint32\_t u32RetValTimer5CounterValue

u32RetValTimer5CounterValue = Dr PWl \_GetTimerCounter(DRVPWM\_TIMER5);

## DrvPWM\_EnableInt

#### **Prototype**

void DrvPWM\_EnableInt vinte\_sus rimer, uint8\_u8 nt, PFN\_DRVPWM\_CALLBACK pfncallback);

#### **Description**

This function is and to hable the PWM the er/capture interrupt and install the call back

#### Parameter

## u8Th or [in

Specify the tilter

DRVPVM VK ERO: PWM timer 0.

DRWWM\_XMER1: PWM timer 1.

LR YPWN\_TIMER2: PWM timer 2.

RVPWM\_TIMER3: PWM timer 3.

R PWM\_TIMER4: PWM timer 4.

DRVPWM\_TIMER5: PWM timer 5.

DRVPWM\_TIMER6: PWM timer 6.

DRVPWM\_TIMER7: PWM timer 7.

#### or the capture.

DRVPWM\_CAP0: PWM capture 0.

DRVPWM\_CAP1: PWM capture 1.

DRVPWM\_CAP2: PWM capture 2.

DRVPWM\_CAP3: PWM capture 3.

DRVPWM\_CAP4: PWM capture 4. DRVPWM CAP5: PWM capture 5.

DRVPWM CAP6: PWM capture 6.

DRVPWM\_CAP7: PWM capture 7.

#### u8Int [in]

Specify the capture interrupt type (The parameter is valid only when capture function)





DRVPWM\_CAP\_RISING\_INT : The capture rising interrupt.
DRVPWM\_CAP\_FALLING\_INT : The capture falling interrupt.
DRVPWM CAP ALL INT : All capture interrupt.

#### pfncallback [in]

The pointer of the callback function for specified timer / capture.

#### Include

Driver/DrvPWM.h

#### **Return Value**

None

## Example

/\* Enable PWM capture 5 falling edg interrupt and install DRVPWM\_CapIRQHandler() as it's interrupt callback function.\*/

DrvPWM\_EnableInt(DRVPWM\_CAP5, DRVPW) \_CAP\_RADMNQ\_INT, DRVPWM\_CapIRQHandler);

## **DrvPWM DisableInt**

## **Prototype**

void DrvPV M\_P abl Int aint8\_t a Till er)

#### Des aption

his function is used to disable the FWM timer/capture interrupt.

## Paramel

## u8Timer [in]

Specify the time

DRVN \_\_TIMER0: PWM timer 0.

DAVNYM\_TIMER1: PWM timer 1.

PWM TIMER2: PWM timer 2.

L VPWM\_TIMER3: PWM timer 3.

DRVPWM\_TIMER4: PWM timer 4.

DRVPWM\_TIMER5: PWM timer 5.

DRVPWM\_TIMER6: PWM timer 6.

DRVPWM\_TIMER7: PWM timer 7.

## or the capture.

DRVPWM\_CAP0: PWM capture 0.

DRVPWM\_CAP1: PWM capture 1.

DRVPWM\_CAP2: PWM capture 2.

DRVPWM\_CAP3: PWM capture 3.

DRVPWM CAP4: PWM capture 4.

DRVPWM\_CAP5: PWM capture 5.

DRVPWM\_CAP6: PWM capture 6.

DRVPWM\_CAP7: PWM capture 7.



#### Include

Driver/DrvPWM.h

#### **Return Value**

None

## **Example**

/\* Disable PWM capture 5 interrupts including rising and falling interrupt source and also uninstall PWM capture 5 rising and falling interrupt callback fulctions \*/

DrvPWM\_DisableInt(DRVPWM\_CAP5);

/\* Disable PWM timer 5 interrupt and uninst P M timer 5 callback function.\*/

DrvPWM\_DisableInt(DRVPWM\_TIMER5);

## DrvPWM\_ClearInt

## **Prototype**

void DrvPWM\_ClearInt(uit 8\_t / Timer);

## **Description**

This function is used to classifie M timer/ar are interrupt flag.

#### **Parameter**

#### er

Specify the timer

DR PWM TIMERO. PW 4 timer (

DRV WM TINER PVM timer 1

PWM TIME 2: PWM timer 2.

DRVDWA TMERS: DWM timer 3

DRVPWM (TMFR4: PWM timer 4

DRVRWM\_NMER5: PWM timer 5.

TRYPAL\_TIMER6: PWM timer 6.

PRVPWM\_TIMER7: PWM timer 7.

#### or the capture

DRVPWM\_CAP0: PWM capture 0.

DRVPWM\_CAP1: PWM capture 1.

DRVPWM\_CAP2: PWM capture 2.

DRVPWM\_CAP3: PWM capture 3.

DRVPWM\_CAP4: PWM capture 4.

DRVPWM\_CAP5: PWM capture 5.

DRVPWM\_CAP6: PWM capture 6.

DRVPWM\_CAP7: PWM capture 7.

#### Include

Driver/DrvPWM.h

#### **Return Value**



None

## Example

/\* Clear PWM timer 1 interrupt flag.\*/

DrvPWM\_ClearInt(DRVPWM\_TIMER1);

/\* Clear PWM capture 0 interrupt flag. \*/

DrvPWM\_ClearInt(DRVPWM\_CAP0);

## DrvPWM\_GetIntFlag

## **Prototype**

int32\_t DrvPWM\_GetIntFlag(uint8\_t u8Timer);

## **Description**

This function is used to get the PWM time capture interrupt of

#### **Parameter**

## u8Timer [in]

Specify the time

DRVPWM\_ IMV A P P I timer (

DRVPY TIN ER1 WM time 1.

DRVI VM IM REPRWM IN

PUVPLY ZTIL ER3: PWM. men

DR PWN 41 IER4: PVM fint r 4.

DRVN VM\_TIMER5: I WILL til her 5

DR PW\_X\_TIMERO PW Vilmer 6

DRV WM\_TIMERX P M timer 7

#### or the capture

DRVPWM S. PO. PWM capture 0.

DRVPVM\_CAP1: PWM capture 1.

DRVIVM\_CAP2: PWM capture 2.

DPVRYM\_CAP3: PWM capture 3.

YPWM\_CAP4: PWM capture 4.

NVPWM\_CAP5: PWM capture 5. DRVPWM CAP6: PWM capture 6.

DRVPWM\_CAP7: PWM capture 7.

#### Include

Driver/DrvPWM.h

## **Return Value**

1: The specified interrupt occurs.

0: The specified interrupt doesn't occur.

## Example

/\* Get PWM timer 6 interrupt flag.\*/



```
if(DrvPWM_GetIntFlag(DRVPWM_TIMER6)==1)
printf("PWM timer 6 interrupt occurs!\n);
else if(DrvPWM_GetIntFlag(DRVPWM_TIMER6)==0)
printf("PWM timer 6 interrupt dosen't occur!\n);
```

## DrvPWM\_GetRisingCounter

## **Prototype**

uint16\_t DrvPWM\_GetRisingCounter(uint8\_t u8\\_pture

## **Description**

This function is used to get value which latches the courter when there's a rising transition.

#### **Parameter**

## u8Capture [in]

Specify the capture.

DRVPWM\_CAP0: PV M c
DRVPWM\_CAP PW A

DRVPWM\_AP. PW Capture 3

DRVPWM\_CAP : I VM capture

DRVF VM\_ALO: P VM capture of DPVF VM CAPture of

D. VPW (\_CA\_7: PWM a place 7)

#### Inc. de

Driver/DrvPV M.h

#### turn Value

The value was Atch. A from PWM capture current counter when there's a rising transition.

#### Example

/\* Get PWM pture 7 rising latch register value. \*/

uint16\_t u16RetValTimer7RisingLatchValue;

u16RetValTimer7RisingLatchValue = DrvPWM\_GetRisingCounter (DRVPWM\_CAP7);

## DrvPWM\_GetFallingCounter

#### **Prototype**

uint16\_t DrvPWM\_GetFallingCounter(uint8\_t u8Capture);

## **Description**

This function is used to get value which latches the counter when there's a falling transition.



#### **Parameter**

#### u8Capture [in]

Specify the capture.

```
DRVPWM_CAP0: PWM capture 0. DRVPWM_CAP1: PWM capture 1. DRVPWM_CAP2: PWM capture 2. DRVPWM_CAP3: PWM capture 3. DRVPWM_CAP4: PWM capture 4. DRVPWM_CAP5: PWM capture 5. DRVPWM_CAP6: PWM capture 6.
```

DRVPWM\_CAP7: PWM capture 7.

#### Include

Driver/DrvPWM.h

#### **Return Value**

The value was latched from PWM capture turrent counter what there's a falling transition.

#### **Example**

```
/* Get PWM capture 7 falling as shire ister value.*/
uint16_t u16RetValTime VFa an Later Value:
```

u16RetValTimer7Lullin Latch Lue = D. VP VN CetFallingCounter (DRVPWM\_CAP7);

# DrvPW / GetCaptureIntStatus

#### Protot

int32\_t \_\_brvPWM\_CetCap\_ureIntStatus(uint8\_t u8Capture, uint8\_t u8IntType);

# Description

Check if the Call sing / falling transition

#### **Parameter**

#### u8Capture [in]

```
Specify the capture.

DRVPWM_CAP0: PWM capture 0.

DRVPWM_CAP1: PWM capture 1.

DRVPWM_CAP2: PWM capture 2.

DRVPWM_CAP3: PWM capture 3.

DRVPWM_CAP4: PWM capture 4.

DRVPWM_CAP5: PWM capture 5.

DRVPWM_CAP6: PWM capture 6.

DRVPWM_CAP7: PWM capture 7.
```

#### u8IntType [in]

Specify the Capture Latched Indicator.



DRVPWM\_CAP\_RISING\_FLAG : The capture rising indicator flag.

DRVPWM\_CAP\_FALLING\_FLAG : The capture falling indicator flag.

#### **Include**

Driver/DrvPWM.h

#### **Return Value**

TRUE: The specified transition occurs.

FALSE: The specified transition doesn't occur.

#### **Example**

/\* Get PWM capture 5 rising transition flag.\*

if(DrvPWM\_GetCaptureIntStatus(DRVPWM\_CAP5, DRVPWM\_CAP\_RISING\_FLAG)==TRUE)

printf("PWM capture 5 rising transition occurs!\n");

else if(DrvPWM\_GetCaptureIntStatus(DRVPWM\_CAP5, DRVPWM\_CAP\_RISING\_FLAG)==FALSE)

printf("PWM capture 5 rising transition doesn't occur!\n");

# DrvPWM\_ClearCaptureIntStatus

#### **Prototype**

void DrvPWM\_ClearCaptureIntStatus(uint8\_t u8Capture, uint8\_t u8IntType);

# Description

Clear the rising \falling transition indicator flag

# **Parameter**

# u8Capture [in]

Specify the capture

DRVPWM\_CAP0: PWM capture 0.

DRVPWM\_CAP1: PWM capture 1.

DRVPWM\_CAP2: PWM capture 2.

DRVPWM\_CAP3: PWM capture 3.

DRVPWM\_CAP4: PWM capture 4.

DRVPWM\_CAP5: PWM capture 5.

DRVPWM\_CAP6: PWM capture 6.

DRVPWM\_CAP7: PWM capture 7.

# u8IntType [in]

Specify the Capture Latched Indicator.

DRVPWM\_CAP\_RISING\_FLAG : The capture rising indicator flag.

DRVPWM\_CAP\_FALLING\_FLAG : The capture falling indicator flag.

#### Include

Driver/DrvPWM.h



#### **Return Value**

None

#### **Example**

/\* Clear PWM capture 5 falling transition flag.\*/

DrvPWM\_ClearCaptureIntStatus(DRVPWM\_CAP5, DRVPWM\_AP\_FALLING\_FLAG);

# DrvPWM\_Open

### **Prototype**

void DrvPWM\_Open(void);

#### **Description**

Enable PWM engine clock and reset LWM

#### **Include**

Driver/DrvPWM.h

#### **Return Value**

None

#### **Example**

/\* Enable VWM sine wock and resea PWM engine. \*/

# PWM\_Slose

### Pototype

void DrvIWM\_Cl se(void)

#### Description

Disable NYM engine clock and the Capture Input / PWM Output Enable function.

# Include

Driver/DrvPWM.h

#### **Return Value**

None

#### **Example**

/\* Disable PWM timer  $0\sim7$  output, PWM capture  $0\sim7$  output and disable PWM engine clock.\*/ DrvPWM\_Close ( );



#### DrvPWM EnableDeadZone

#### **Prototype**

void DrvPWM\_EnableDeadZone(uint8\_t u8Timer, uint8\_t u8Length, int32\_t i32EnableDeadZone);

#### **Description**

This function is used to set the dead zone length and enable/disg. Quantum Quantum This function.

#### **Parameter**

#### u8Timer [in]

Specify the timer

DRVPWM\_TIMER0 or DRVPWM\_TIMER1 PWM timer 0 & PWM timer 1. DRVPWM\_TIMER2 or DRY ... M\_TIMER3: RVM timer 2 & PWM timer 3. DRVPWM\_TIMER4 or DR PWI \_TIMER5: PWM timer 4 & PWM timer 5. DRVPWM\_TIMER6 or DRVP \_\_\_\_\_ RVPWM\_TIMER6 or DRVP \_\_\_\_\_\_ RVPWM\_TIMER6 or DRVP \_\_\_\_\_\_\_ RVPWM\_TIMER6 or DRVP \_\_\_\_\_\_\_ RVPWM\_TIMER6 or DRVP \_\_\_\_\_\_\_ RVPWM\_TIMER6 or DRVP \_\_\_\_\_\_\_ RVPWM\_TIMER6 OR DRVPWM\_TIMER6 OR DRVPWM\_TIMER6

#### u8Length [in]

Specify Dead Zone Length: 0~2.5. The unit is one period of PWM clock.

#### i32EnableDeadZone [in]

Enable DeadZo (1) Dia ble DeadZon (1)

#### Include

Driver/Dry Wh

#### Retern Value

Whe.

#### Example

/\* Enable PWM to per 6 and time 1 Dead-Zone function. PWM timer 0 and PWM timer 1 became a considerent ry pair. Set Dead-Zone time length to 100 and the unit time of Dead-Zone to be the which is the same as the unit of received PWM timer clock.\*/

uint8\t u 12\text{dZoneLength} = 100;

DrvPWM EnableDeadZone (DRVPWM TIMERO, u8DeadZoneLength, 1);

#### Sample code

/\* Enable Timer0 and Timer1 Dead-Zone function and set Dead-Zone interval to 5us. Dead zone interval = [1 / (PWM0 engine clock source / sPt.u8PreScale / sPt.u8ClockSelector)]\* u8DeadZoneLength = unit time \* u8DeadZoneLength = <math>[1/(12000000 / 6 / 1)]\*10 = 5us \*/

uint8\_t u8DeadZoneLength = 10; // Set dead zone length to 10 unit time

/\* PWM Timer property \*/

sPt.u8Mode = DRVPWM\_AUTO\_RELOAD\_MODE;

sPt.u8HighPulseRatio = 30; /\* High Pulse period : Total Pulse period = 30 : 100 \*/

sPt.i32Inverter = 0;

```
sPt.u32Duty = 1000;
        sPt.u8ClockSelector = DRVPWM_CLOCK_DIV_1;
        sPt.u8PreScale = 6;
        u8Timer = DRVPWM TIMER0;
        /* Select PWM engine clock source */
        DrvPWM SelectClockSource(u8Timer, DRVPWM EXT 12M
        /* Set PWM Timer0 Configuration */
        DrvPWM_SetTimerClk(u8Timer, &sPt);
        /* Enable Output for PWM Timer0 */
        DrvPWM_SetTimerIO(u8Timer, 1);
        /* Enable Output for PWM Timer1 */
        DrvPWM_SetTimerIO(DRVPWM_7
        /* Enable Timer0 and Time1 dead zone ful
                                                                   ength to 10 */
        DrvPWM_EnableDeadZone(u
        /* Enable the PWM Tim
        DrvPWM_Enable(u
DrvPWM_Enable
     Prot
                                            ter, int32_t i32Enable);
     Descri
```

This function is PWM timer / capture function

# Parameter

```
PWM_TIMER0: PWM timer 0.
  DRVPWM_TIMER1: PWM timer 1.
  DRVPWM_TIMER2: PWM timer 2.
  DRVPWM_TIMER3: PWM timer 3.
  DRVPWM_TIMER4: PWM timer 4.
  DRVPWM TIMER5: PWM timer 5.
  DRVPWM_TIMER6: PWM timer 6.
  DRVPWM_TIMER7: PWM timer 7.
or the capture.
  DRVPWM_CAP0: PWM capture 0.
  DRVPWM_CAP1: PWM capture 1.
  DRVPWM_CAP2: PWM capture 2.
  DRVPWM_CAP3: PWM capture 3.
  DRVPWM_CAP4: PWM capture 4.
```

DRVPWM\_CAP5: PWM capture 5.



DRVPWM\_CAP6: PWM capture 6. DRVPWM\_CAP7: PWM capture 7.

#### i32Enable [in]

Enable (1) / Disable (0)

#### **Include**

Driver/DrvPWM.h

#### Return Value

None

#### **Example**

/\* Enable PWM timer 0 function. \*/

DrvPWM\_Enable(DRVPWM\_TIME 0, 1)

/\* Enable PWM capture 1 function.\*/

DrvPWM\_Enable(DRVPWM\_CAP1, 1):

# DrvPWM SetTimerClk

# **Prototype**

uint32\_t Drv WN, Selving Clk(uint8\_u8Tiner, S\_DRVPWM\_TIME\_DATA\_T \*sPt);

#### Desc

his function is used to configure the frequency/pulse/mode/inverter function. The function well set the frequency property automatically when user set a nonzero frequency value by u32 requence. When the setting of frequency value (u32Frequency) is not specified, i.e set to 0, user as to provide the setting of clock selector, prescale and duty to generate desired frequency.

#### Parameter

#### u8Timer [11]

Specify the timer

DRVPWM\_TIMER0: PWM timer 0.

DRVPWM\_TIMER1: PWM timer 1.

DRVPWM\_TIMER2: PWM timer 2.

DRVPWM\_TIMER3: PWM timer 3.

DRVPWM\_TIMER4: PWM timer 4.

DRVPWM\_TIMER5: PWM timer 5. DRVPWM\_TIMER6: PWM timer 6.

DRVPWM\_TIMER7: PWM timer 7.

#### or the capture.

DRVPWM\_CAP0: PWM capture 0.

DRVPWM\_CAP1: PWM capture 1.

DRVPWM\_CAP2: PWM capture 2.

DRVPWM\_CAP3: PWM capture 3.

DRVPWM\_CAP4: PWM capture 4.

DRVPWM\_CAP5: PWM capture 5.



DRVPWM\_CAP6: PWM capture 6. DRVPWM\_CAP7: PWM capture 7.

#### \*sPt [in]

It includes the following parameter

	to to the wing parameter		
Parameters	Description		
u32Frequency	The timer/capture frequency (Hz)		
u8HighPulseRatio	High pulse ratio (1~100)		
u8Mode	DRVPWM_ONE_SHOT_MODE /		
uomoae	DRVPWM_AUTO_RELOAD_MCDE		
bInverter	Inverter Enable (1) / Inverter Disable (0)		
u8ClockSelector	Clock Selector DRVPWM_CLOCY_DIV_\ PWM Sqpa seleck is divided by 1 DRVPWM_CLOCK_DIV_\ DIV_\ PWM in ut clock is divided by 2 DRVPWM_CLOCK_IV_\ 4: PWM input clock is divided by 4 DRVPWM_CLOCK_DIV_\ 8: PWM input clock is divided by 8 DRVPWM_CLOCK_DIV_\ 6: PWM input clock is divided by 16 (The prame or takes effect when u32Frequency = 0)		
u8PreScale	Prescale 1 $\sim$ 1. If the u8PreScale is set to 0, the timer will stop The PWM 1 but cle $k = PWM$ source $lock / (u8PreScale + 1)$ (The parameter take effect whe $u.3$ Frequency = 0)		
u32Duty	The prameter takes effect when us Frequency = 0 or u8Timer = 12 PW LCAP0/DR (PWN_C) P1/DRVPWM_CAP2/DRVPW M_AP2/DRVPWM_CAP4/)RVPWM_CAP5/DRVPWM_CAP6/RVPWM_CAP4/)		

#### Include

Driver/Dry WI

#### Ret rn Value

The actual specified PWM frequency (Hz)

# Example

\* PWM timer 0 out val. XAL waveform and duty cycle of waveform is 20% \*/

#### Memod 1:

Fill sPau 27 equency = 1000 to determine the waveform frequency and DrvPWM\_SetTimerClk() will set the frequency property automatically.

/\* PWM Timer property \*/

sPt.u8Mode = DRVPWM\_AUTO\_RELOAD\_MODE;

 $sPt.u8 High Pulse \ Ratio = 20; \ /* \ High \ Pulse \ peroid : Total \ Pulse \ peroid = 20: 100 \ */$ 

sPt.i32Inverter = 0;

sPt.u32Frequency = 1000; // Set 1KHz to PWM timer output frequency

u8Timer = DRVPWM\_TIMER0;

/\* Select PWM engine clock \*/

DrvPWM\_SelectClockSource(u8Timer, DRVPWM\_HCLK);

```
/* Set PWM Timer0 Configuration */
   DrvPWM SetTimerClk(u8Timer, &sPt);
   /* Enable Output for PWM Timer0 */
   DrvPWM_SetTimerIO(u8Timer, 1);
   /* Enable Interrupt Sources of PWM Timer 0 and install call back function */
   DrvPWM EnableInt(u8Timer, 0, DRVPWM PwmIRQHandler)
   /* Enable the PWM Timer 0 */
   DrvPWM_Enable(u8Timer, 1);
Method 2:
   Fill sPt.u8ClockSelector, sPt.u8PreScale and sPt.u32L
                                                     ty to decrmine the output waveform
   frequency.
   Assume HCLK frequency is 22MHz.
   Output frequency = HCLK freq / sPt.u8Cl
                                                                   / sPt.u32Duty =
   22MHz / 1 / 22 / 1000 = 1KHz
   /* PWM Timer propert
   sPt.u8Mode = DRVI
                                                   otal Pulse peroid = 20 : 100 */
   sPt.u8HighPul
   sPt.i32Inve
                                          CK DIV 1;
         2Duty
   u8Timer = DR
                     ne clock and user must know the HCLK frequency*/
                lectClockSource(u8Timer, DRVPWM_HCLK);
   /* Set PWN Timer0 Configuration */
   DrvPWM_SetTimerClk(u8Timer, &sPt);
   /* Enable Output for PWM Timer0 */
   DrvPWM_SetTimerIO(u8Timer, 1);
   /* Enable Interrupt Sources of PWM Timer0 and install call back function */
   DrvPWM_EnableInt(u8Timer, 0, DRVPWM_PwmIRQHandler);
   /* Enable the PWM Timer 0 */
   DrvPWM_Enable(u8Timer, 1);
```



# DrvPWM\_SetTimerIO

```
Prototype
   void
          DrvPWM_SetTimerIO(uint8_t u8Timer, int32_t i32Enable);
Description
   This function is used to enable/disable PWM timer/capture I/O func
Parameter
   u8Timer [in]
       Specify the timer
          DRVPWM_TIMER0: PWM timer 0
          DRVPWM TIMER1: PWM timer 1.
          DRVPWM_TIMER2: PWM
          DRVPWM_TIMER3: PWM
          DRVPWM_TIMER4: PWM t
          DRVPWM_TIMER5: PWM time
          DRVPWM_TIMER6:
          DRVPWM_TIMER
       or the capture.
          DRVPWM
       Enable
 nclude
   None
Example
   /* Enable PWM timer 0 output.*/
   DrvPWM_SetTimerIO(DRVPWM_TIMER0, 1);
   /* Disable PWM timer 0 output. */
   DrvPWM SetTimerIO(DRVPWM TIMER0, 0);
   /* Enable PWM capture 3 input. */
```

DrvPWM\_SetTimerIO(DRVPWM\_CAP3, 1);

/\* Disable PWM capture timer 3 input



DrvPWM SetTimerIO(DRVPWM CAP3, 0);

# DrvPWM\_SelectClockSource

# **Prototype**

void DrvPWM\_SelectClockSource(uint8\_t u8Timer, uint8\_t u8Ch\_skSourceSelector);

#### **Description**

This function is used to select PWM0&PWM1, PWM2&PWM3, PYM2&PWM5 and PWM6&PWM7 engine clock source. It means PWM0/1 the select ck's tirce. PWM2/3 can use another clock source and so on. In other works, if use change PWM2 timer 0 clock source from external 12MHz to internal 22MHz, the root source of PWM2 timer 1 will also be changed from external 12MHz to internal 22MHz. For thermore, it is possible to set the clock source of PWM1 to be external 12MHz and set the clock source of PWM2 to be external 32.768Hz.

#### **Parameter**

#### u8Timer [in]

Specify the timer

DRVPWM\_TIMER or L RVP /M\_TIMER P /M timer 0 & PWM timer 1.

DRVPWM\_TIME\_2 or \_\_VPWM\_TIMERS PWM timer 2 & PWM timer 3.

DRVF WIN TIN ER4 of DRVPW M\_TWLR5: PWM timer 4 & PWM timer 5.

DEVPLY \_TILLER6 or DR VPWM\_TIMER7: PWM timer 6 & PWM timer 7.

#### 3ClockSoul, eSelector [in]

To set the cock source of specific PWM timer. it could be DRVPWM\_EXT\_12M / DRVPW 4\_EXT\_3(1.5 \ DRVPWM\_HCLK / DRVPWM\_INTERNAL\_22M. where RVPW 4\_EXT\_12M is external crystal clock. DRVPWM\_EXT\_32K is external 32.766 Hz crystal clock DRVPWM\_HCLK is HCLK. DRVPWM\_INTERNAL\_22M is internal 22.116.43 Hz crystal clock

#### clude

Driver/L.v. WM. h

#### Return Value

None

# Example

Select PWM timer 0 and PWM timer 1 engine clock source from HCLK.

DrvPWM\_SelectClockSource(DRVPWM\_TIMER0, DRVPWM\_HCLK);

Select PWM timer 6 and PWM timer 7 engine clock source from external 12MHz.

DrvPWM\_SelectClockSource(DRVPWM\_TIMER7, DRVPWM\_EXT\_12M);



# DrvPWM\_SelectClearLatchFlagOption

#### **Prototype**

int32\_t DrvPWM\_SelectClearLatchFlagOption (int32\_t i32option);

#### **Description**

This function is used to select how to clear Capture rising & falling Latch Indicator.

#### **Parameter**

#### i32option [in]

0: Select option to clear the Capture Laten Indicators by writing a 0'.

1: Select option to clear the Capture Latch Indicators by writing a '1'.

## Include

Driver/DrvPWM.h

#### **Return Value**

- 0 Succeed
- <0 Does NOT support this option

#### Note

Only NUC1x0xxxBx(Ex: NUC140RD2BN), NUC1x0xxxCx(Ex: NUC140VE3CN) and NUC101 of NuMicro<sup>TM</sup> NUC100 series support this function.Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Quide of Appendix in details.

# DrvPWM\_GetVersion

#### **Prototype**

uint32\_t DrvPWM\_GetVersion (void);

# Description

Get this module's version.

#### **Parameter**

None

#### Include

Driver/DrvPWM.h

#### **Return Value**

PWM driver current version number:

31:24	23:16	15:8	7:0
00000000	MAJOR NUM	MINOR NUM	BUILD NUM

#### **Example**



/\* Get PWM driver current version number \*/

 $int 32\_t\ i 32 PWMV ersion Num\ ;$ 

i32PWMVersionNum = DrvPWM\_GetVersion();





# 12. PS2 Driver

# 12.1. PS2 Introduction

PS/2 device controller provides basic timing control for PS/2 communication. All communication between the device and the host is managed through the CLK and DATA pins. The device controller generates the CLK signal after receiving a request to send, but host has ultimate control over communication. DATA sent from the host to the device is read on the rising edge and DATA sent from device to the host is change after rising edge. One 16 bytes Tx FIFO is used to reduce CPU intervention, but no RX FIFO. Software can select 1 to 16 bytes Tx FIFO depth for a continuous transmission.

Because PS/2 device controller is very simple, we recommend using macro as much as possible for speed consideration. Because no RX FIFO, so DrvPS2\_Read only read one byte; but DrvPS2\_Write can write any length bytes to host

Default PS/2 interrupt handler has been implemented, it's PS2\_IRQHandler. User can issue DrvPS2\_EnableInt () function to install interrupt call back function and issue DrvPS2\_DisableInt () to uninstall interrupt call back function.

# 12.2. PS2 Feature

The PS/2 device controller includes following features:

- ARB interface compatible.
- Host communication inhibit and request to send detection.
- Reception frame error detection
- Programmable 1 to 16 bytes TX FIFO to reduce CPU intervention. But no Rx FIFO
- Double buffer for RX.
- Software override bus.

# 12.3. Constant Defination

Constant Name	Value	Description
DRVPS2_RXINT	0x0000001	PS2 RX interrupt
DRVPS2_TXINT	0x00000002	PS2 TX interrupt
DRVPS2_TXFIFODEPTH	16	TX FIFO depth



# 12.4. Macros

# \_DRVPS2\_OVERRIDE

# **Prototype**

void \_DRVPS2\_OVERRIDE(bool state);

#### **Description**

This macro is used to enable/disable software to ontrol ATAX LA

#### **Parameter**

state [in]

Specify software override or not. me by to enable software override PS/2 CLK/DATA pin state, 0 means to disable it.

#### **Include**

Driver/DrvPS2.h

#### **Return Value**

None.

#### **Example**

/\* Enable Softward control LAZA COK pin \*/

DRVPS OVERRIDE(1

\* Signable of tware to ontrol DATA/CLK pin \*/

\_DRVPS2\_OVERRIDE(0)

#### RRYPS2 PS2CN

#### Prototyp

void \_DRVPS2\_PS2CLK(bool state);

# **Description**

This macro can force PS2CLK high or low regardless of the internal state of the device controller if  $\_DRVPS2\_OVERRIDE$  called. 1 means high, 0 means low

#### **Parameter**

state [in]

Specify PS2CLK line high or low

### Include

Driver/DrvPS2.h



#### **Return Value**

None.

#### Note

The macro is meaningful only when DRVPS2\_OVERRIDE has been called.

#### **Example**

```
/* Force PS2CLK pin high. */
_DRVPS2_PS2CLK(1);
/* Force PS2CLK pin low. */
_DRVPS2_PS2CLK(0);
```

# \_DRVPS2\_PS2DATA

#### **Prototype**

void \_DRVPS2\_PS2DATA(bo\_\_\_\_te)

# **Description**

This macro can force (32 PAT) high or low regardless the internal state of the device controller if \_DRVP, 2\_O(1) RRL called 1 mans high, 0 means low.

#### **Parameter**

s<sup>t</sup> ['n]

Specify P. QDATA line high of lov

#### Include

Driver/Dryr \$2.h

# Return Value

None

#### Note

The macro is meaningful only when \_DRVPS2\_OVERRIDE has been called.

# **Example**

```
/* Force PS2DATApin high. */
_DRVPS2_PS2DATA (1);
/* Force PS2DATA pin low. */
_DRVPS2_PS2DATA (0);
```

# \_DRVPS2\_CLRFIFO

# **Prototype**



void DRVPS2\_CLRFIFO();

# Description

The macro is used to clear TX FIFO.

#### **Parameter**

None

#### Include

Driver/DrvPS2.h

#### **Return Value**

None.

# **Example**

/\* Clear TX FIFO. \*/
\_DRVPS2\_CLRFIFO();

# \_DRVPS2\_ACKNOTALWAYS

# **Prototype**

void \_DRVPS: AC NO TAI WAYSO:

#### Desc

the macro is used to enable ack not always.. If parity error or stop bit is not received a rectly, ack lowedge bit with notice sent to host at 12<sup>th</sup> clock.,

#### Paramete

None

#### h slude

Driver/Ly 4 \$2.h

# Return Value

None.

# **Example**

/\* Enable ackknowlwde NOT always. \*/
\_DRVPS2\_ACKNOTALWAYS()

# DRVPS2 ACKALWAYS

### **Prototype**

void \_DRVPS2\_ACKALWAYS();



# Description

The macro is used to enable ack always.. If parity error or stop bit is not received correctly, acknowledge bit will always send acknowledge to host at 12<sup>th</sup> clock for host to device communication

#### **Parameter**

None

#### Include

Driver/DrvPS2.h

#### **Return Value**

None.

# Example

/\* Enable ackknowlwde always. \*/

\_DRVPS2\_ACKALWAYS(

# DRVPS2 RXINTENABLE

# Prototype

void \_DRVPS( RX\_VT\_VALLE();

# Desc

he macro is used to enable Rx interrupt. When acknowledge bit is sent from host to device, K interrupt vill kappen

#### **Parameter**

None

#### **N** slude

Driver/Lyck S2.h

#### Return Value

None.

#### Example

/\* Enable RX interrupt. \*/

\_DRVPS2\_RXINTENABLE();

# \_DRVPS2\_RXINTDISABLE

### **Prototype**

void \_DRVPS2\_RXINTDISABLE();



# Description

The macro is used to disable Rx interrupt.

#### **Parameter**

None

#### Include

Driver/DrvPS2.h

#### **Return Value**

None.

# Example

/\* Disable RX interrupt. \*/
\_DRVPS2\_RXINTDISABLE ();

# \_DRVPS2\_TXINTENABLE

# **Prototype**

void \_DRVPS2\_TXI (TE) \ABL \V)

# **Description**

The macro s used to enable TX interrept. When STOP bit is transmitted, TX interrupt will ppen.

#### Para heter

None

# nclude

Driver/DrvPS.b

#### Return Val

None.

# **Example**

/\* Enable TX interrupt. \*/
\_DRVPS2\_TXINTENABLE();

# \_DRVPS2\_TXINTDISABLE

#### **Prototype**

void \_DRVPS2\_TXINTDISABLE ();

# **Description**



The macro is used to disable TX interrupt.

#### **Parameter**

None

# Include

Driver/DrvPS2.h

#### **Return Value**

None.

# Example

/\* Disable TX interrupt. \*/
\_DRVPS2\_TXINTDISABLE();

# \_DRVPS2\_PS2ENABLE

#### **Prototype**

void \_RVPS2\_PS2ENABLA();

# **Description**

The macro is used to make P /2 device controller.

#### Para

one

#### Include

Driver/DrvrS2.h

#### Return Value

None

#### Example

/\* Enable PS/2 device controller. \*/
\_DRVPS2\_PS2ENABLE ();

# \_DRVPS2\_PS2DISABLE

#### **Prototype**

void \_DRVPS2\_PS2DISABLE();

#### **Description**

The macro is used to disable PS/2 device controller.

#### **Parameter**



None

#### **Include**

Driver/DrvPS2.h

#### **Return Value**

None.

#### Example

/\* Disable PS/2 device controller. \*/
\_DRVPS2\_PS2DISABLE ();

# \_DRVPS2\_TXFIFO

# **Prototype**

void \_DRVPS2\_TXFIFO(depth);

# **Description**

The macro is used to set TA TFC Tepth. The range of TX FirO is [1,16]

#### **Parameter**

data [in]: Specify  $1 \times F = 0$  c.pth(1~16).

#### Incl

river/DrvPS2

#### Return Value

None.

#### . Example

/\* Set TX FWO epth to 16 bytes. \*/
\_DXYSS TXFIFO(16);

/\* Set TX FIFO depth to 1 bytes. \*/

\_DRVPS2\_TXFIFO(1);

# \_DRVPS2\_SWOVERRIDE

# **Prototype**

void \_DRVPS2\_SWOVERRIDE(bool data, bool clk);

#### **Description**

The macro is used to set PS2DATA and PS2CLK line by software override. It's equal to these macos:

\_DRVPS2\_PS2DATA(data);



```
_DRVPS2_PS2CLK(clk);
        _DRVPS2_OVERRIDE(1);
    Parameter
       data [in]
            Specify PS2DATA line high or low
       clk [in]
            Specify PS2CLK line high or low
    Include
       Driver/DrvPS2.h
    Return Value
       None.
    Example
       /* Set PS2DATA to high and
       _DRVPS2_SWOVERR
       /* Set PS2DATA to
DRVPS
        cription
        The macro
                                interrup status.
       intclr
            Specify to clear TX or RX interrupt. Intclr=0x1 for clear RX interrupt; Intclr=0x2 for
            clear TX interrupt; Intclr=0x3 for clear RX and TX interrupt
    Include
       Driver/DrvPS2.h
    Return Value
       None.
    Example
       /* Clear RX interrupt. */
        _DRVPS2_INTCLR(1);
```



```
/* Clear TX interrupt. */
_DRVPS2_INTCLR(2);
/* Clear TX and RX interrupt. */
_DRVPS2_INTCLR(3);
```

# DRVPS2 RXDATA

#### **Prototype**

uint8\_t \_DRVPS2\_RXDATA();

# **Description**

Reads 1 byte from the receive register.

#### **Parameter**

None

#### Include

Driver/DrvPS2.h

#### **Return Value**

One byte data reced

# Example

Read one byte from 1 \$/2 receive an register. \*/

u. t8 t u8Re eive ata:

 $u8Re veD = L = DRVP \cdot 2RVDATA()$ 

# VPS2\_TXDATX

#### Prototype

void \_NKVN 2\_TXDATAWAIT(uint32\_t data, uint32\_t len);

#### **Description**

The macro is used to wait TX FIFO EMPTY, set TX FIFO depth(length-1) and fill TX FIFO0-3(Register PS2TXDATA0). Data is sent immediately if bus is in IDLE state. The range of length is from 1 to 16 bytes. If the transfer size is more than 4 bytes, user should call DRVPS2\_TXDATA1~3() after calling \_DRVPS2\_TXDATAWAIT() to transfer remind data.

When transmitted data byte number is equal to FIFODEPTH then TXEMPTY bit is set to 1

#### **Parameter**

data [in]

Specify the data sent

len [in]



Specify the length of the data sent. Unit is byte. Range is [1, 16]

#### Include

Driver/DrvPS2.h

#### **Return Value**

None

#### **Example**

/\* Wait TX FIFO empty and then write 16 bytes to TX FIFO. The xtee bytes consist of 0x01 to 0x16. \*/

\_DRVPS2\_TXDATAWAIT(0x04030201, 16);

\_DRVPS2\_TXDATA1(0x08070605)

\_DRVPS2\_TXDATA2(0x0C0B0A)9);

\_DRVPS2\_TXDATA3(0x100F0E0D);

/\* Wait TX FIFO empty and then write 5 to too b TX FIFo. The six bytes consist of 0x01 to 0x05. \*/

\_DRVPS2\_TXDATAW (T(t )403( 01, 5)

\_DRVPS2\_TXDA AT \\x0:

/\* Wait TX FIFQ emp / an when write  $\sigma$  bytes to TX FIFO. The three bytes consist of 0x01 to 0x03. \*/

PRVI  $(2T\lambda \cdot ATA \cdot VAIT(0x^20x^2), 3$ 

#### DRVP TXDATA

# Prototype

void \_DRVPS2\_TXX\_YA(uint32\_t data, uint32\_t len);

#### scription

The made in used to set TX FIFO depth and fill TX FIFO0-3. But not wait TX FIFO EMPT Rank is sent if bus is in IDLE state immediately. The range of len is [1, 16]

When transmitted data byte number is equal to FIFODEPTH then TXEMPTY bit is set to 1.

# Parameter

data [in]

Specify the data sent

len [in]

Specify the length of the data sent. Unit is byte. Range is [1, 16]

#### Include

Driver/DrvPS2.h

#### Return Value



None

#### Note

If the transfer size is more than 4 bytes, user should issue \_DRVPS2\_TXDATA1~3() after issuing \_DRVPS2\_TXDATA();

#### Example

```
/*Write 16 bytes to TX FIFO. The sixteen bytes consist of 0x01 = 9x16 size  
_DRVPS2_TXDATA(0x04030201, 16);
_DRVPS2_TXDATA1(0x08070605);
_DRVPS2_TXDATA2(0x0C0B0A09);
_DRVPS2_TXDATA3(0x100F0E0D);
/* Write 5 bytes to TX FIFO. The sixt ytes consist of 0x0xto 0x05. */
_DRVPS2_TXDATA(0x04030201, 5);
_DRVPS2_TXDATA1(0x05);
/* Write 3 bytes to TX FIFO. The third bytes consist of 0x0xto 0x03. */
_DRVPS2_TXDATA(0x0.52010);
```

# \_DRVPS2\_TXDATA0

#### **Prototype**

A0 (uint 2) A1

#### **Description**

The keep is used to fill LX FLO0-3. But not wait TX FIFO EMPTY and not set TX FIFO depth. Data is sent if thus is in IDLE state immediately.

When transmitt a data te number is equal to FIFODEPTH then TXEMPTY bit is set to 1.

#### **Parameter**

#### data 📆

Specify the data that will be sent

#### Include

Driver/DrvPS2.h

#### **Return Value**

None.

#### **Example**

```
/* Write 16 bytes to TX FIFO. The sixteen bytes consist of 0x01 to 0x16. */
while(_DRVPS2_ISTXEMPTY()==0);
_DRVPS2_TXFIFO(16);
```



```
_DRVPS2_TXDATA0(0x04030201);
_DRVPS2_TXDATA1(0x08070605);
_DRVPS2_TXDATA2(0x0C0B0A09);
_DRVPS2_TXDATA3(0x100F0E0D);
```

# \_DRVPS2\_TXDATA1

#### **Prototype**

void \_DRVPS2\_TXDATA1(uint32\_t data);

# Description

The macro is used to fill TX FIFO4-7 But of wait TX FIRO EMPTY and not set TX FIFO depth.

When transmitted data byte number is equal to FILODEPTH in a TXEMPTY bit is set to 1.

#### **Parameter**

data [in]

Specify the data that I be sen

#### Include

Driver/Dry 52.

#### Retern Value

No

# Example

Please refer to DRIPS\_TXDATA0() example.

# DEVPS2\_TXD41X

#### Prototype

void \_DRVPS2\_TXDATA2(uint32\_t data);

#### **Description**

The macro is used to fill TX FIFO8-11. But not wait TX FIFO EMPTY and not set TX FIFO depth.

When transmitted data byte number is equal to FIFODEPTH then TXEMPTY bit is set to 1.

#### **Parameter**

#### data [in]

Specify the data that will be sent

#### Include



Driver/DrvPS2.h

#### **Return Value**

None

# Example

Please refer to \_DRVPS2\_TXDATA0() example.

# \_DRVPS2\_TXDATA3

#### **Prototype**

void \_DRVPS2\_TXDATA3(uint32\_t data);

#### **Description**

The macro is used to fill TX FIFO12-1. By the wait TX FIFO EMPTY and not set TX FIFO depth.

When transmitted data byte nursing is equal NOODEPTH, hen TXEMPTY bit is set to 1.

#### **Parameter**

#### data [in]

Specify the data that vih e sent

#### Include

Aven Drvk 2.h

#### Return Value

Non

# xample

Please refer to LRVN32\_TXDATA0() example.

#### EVPS2 15 XX MPTY

#### **Prototype**

uint8\_t \_DRVPS2\_ISTXEMPTY();

#### **Description**

The macro is used to check TX FIFO whether or not empty

When transmitted data byte number is equal to FIFODEPTH then TXEMPTY bit is set to 1.

#### **Parameter**

None

#### Include



Driver/ DrvPS2.h

#### **Return Value**

TX FIFO empty status.

0: TX FIFO is empty.

1: TX FIFO is not empty.

#### **Example**

Please refer to \_DRVPS2\_TXDATA0() example

# \_DRVPS2\_ISFRAMEERR

#### **Prototype**

uint8\_t \_DRVPS2\_ISFRAMEERR();

#### **Description**

The macro is used to check whether it not frame error happen. For nost to device communication, if STOP cities of a ceived it is a frame error. If frame error occurs, DATA line may keep at low state are in "cloc. At this moment software override PS2CLK to send clock till PS2DATA release to man state. After that Levice sends a "Resend" command to host

#### **Parameter**

#### Incl. de

Dr. r/DrvPS h

#### turn Value

Frame error state

O. Not fra he en or

1: Frame en

#### **Example**

/\* Check Frame error and print the result. \*/

if(\_DRVPS2\_ISFRAMEERR()==1)

printf("Frame error happen!!\n");

else

printf("Frame error not happen!!\n");

# DRVPS2 ISRXBUSY

#### **Prototype**

uint8\_t \_DRVPS2\_ISRXBUSY();



# Description

The macro is used to check whether or not Rx busy. If busy it indicates that PS/2 device is currently receiving data

#### **Parameter**

None

#### Include

Driver/ DrvPS2.h

#### **Return Value**

RX busy flag.

0: RX is not busy,

1: RX is busy.

### **Example**

/\* Check RX is busy or not. \*

if(\_DRVPS2\_ISRXBUSY()>

printf("RX is busy!\n"

else

printf("RX is not busy.\n")

# 12.5. Functions

# DrvPS2\_Open

# Prototype

int32\_t DrvP\$2 Open();

# Description

This function is used to init PS/2 IP. It includes enable PS2 clock, enable PS/2 controller, clear FIFO, set TX FIFO depth to default value zero.

#### **Parameter**

None

#### Include

Driver/DrvPS2.h

#### **Return Value**

E\_SUCCESS.

#### Example



```
/* Initialize PS/2 IP. */
DrvPS2_Open();
```

# DrvPS2\_Close

#### **Prototype**

void DrvPS2\_Close();

#### **Description**

This function is used to disable PS2 controller, disable PS2 cock and se YX FIFO depth to default value zero

#### **Parameter**

None

#### Include

Driver/ DrvPS2.h

#### **Return Value**

None

#### **Example**

/\* Close PS2 II \*/

# DrvPS2 Enable at

# Prototype

int32\_t DrvPS2 \ \ \ \ \ \ na \ \ \ nt (

uint32\_t t 2. tterruptFlag

PFN\_DRVPS\_CALLBACK pfncallback

# Description

This function is used to enable TX/RX interrupt and install interrupt call back function.

#### **Parameter**

# u32InterruptFlag [in]

Specify TX/RX interrupt flag that will be enable. It can be DRVPS2\_TXINT or DRVPS2\_RXINT or DRVPS2\_TXINT| DRVPS2\_RXINT

#### pfncallback [in]

Specify the interrupt call back function. When PS2 interrupt happen, this function will be called



#### Include

Driver/ DrvPS2.h

#### **Return Value**

**E\_SUCCESS** 

#### **Example**

/\* Enable TX/RX interrupt, install TX/RX call back function: P ZIV, use\_RQHandler(); \*/
DrvPS2\_EnableInt(DRVPS2\_TXINT| DRVPS2\_RXINT\_P12Mout\_In 2Handler);

# DrvPS2\_DisableInt

#### **Prototype**

void DrvPS2\_DisableInt(uint32\_t u321\_terruptFlag);

# **Description**

This function is used to disable 1x/1, interrupt and unit star in errupt call back function..

#### **Parameter**

#### u32InterruptFlag [i

Specify TX and intercept that will be disabled. It can be DRVPS2\_TXINT or DRVPS2\_XIN or PPS2\_TXINT. DRVPS2\_RXINT.

#### Include

river/ DrvPS2.

#### Return

None

#### xample

\* Disable TX\*X interrupt and uninstall TX and RX call back function. \*/
DrvPS2\_CsableInt(DRVPS2\_TXINT| DRVPS2\_RXINT);

# DrvPS2\_IsIntEnabled

#### **Prototype**

uint32\_t DrvPS2\_IsIntEnabled(uint32\_t u32InterruptFlag);

### **Description**

This function is used to check whether or not interrupt be enabled.

#### **Parameter**

u32InterruptFlag [in]



Specify TX/RX interrupt flag that will be checked. It can be DRVPS2\_TXINT or DRVPS2\_RXINT or DRVPS2\_TXINT| DRVPS2\_RXINT.

#### **Include**

Driver/DrvPS2.h

#### **Return Value**

- 0 : No interrupt be enable.
- 2: TX interrupt be enable
- 4: RX interrupt be enable
- 6: TX and RX interrupt be enable.

#### Example

```
/* Check TX and RX interrupt enable or no enable. */
```

 $uint 32\_u 32 TXRX Int Enable$ 

u32TXRXIntEnable = DrvPS2\_IGIntEnabled\_PP\_PS2\_TXINT| ARVPS2\_RXINT)

if(u32TXRXIntEnable = 0)

printf("No interrupt be enable \"\n

else if(u32TXRXIntl\_nable =2

printf("TX integraps be enable (ni")

else if(u32VXRVV Ena le ==4

intf( RX is arrup) anable!!\r\s\

te if(u32T/TRX atEnable = 6)

print "TX ay RX interrest by enable!!\n");

# D. S2\_ClearIn

#### Prototype 1

uint32\_t VA SS2\_ClearInt(uint32\_t u32InterruptFlag);

#### **Description**

This function is used to clear interrupt status.

#### **Parameter**

#### U32InterruptFlag [in]

Specify Tx/Rx interrupt flag that will be cleared. It can be DRVPS2\_TXINT or DRVPS2\_RXINT or DRVPS2\_TXINT| DRVPS2\_RXINT

#### Include

Driver/DrvPS2.h

#### **Return Value**



E\_SUCCESS: Success.

#### Example

```
/* Clear TX interrupt. */
DrvPS2_ClearInt(DRVPS2_TXINT);
/* Clear RX interrupt. */
DrvPS2_ClearInt(DRVPS2_RXINT);
/* Clear TX and RX interrupt. */
DrvPS2_ClearInt(DRVPS2_TXINT| DRVPS2_RXINT)
```

# DrvPS2\_GetIntStatus

### **Prototype**

int8\_t DrvPS2\_GetIntStatus(uint32\_t us\_\_ater: atFlag);

# **Description**

This function is used to creek it terrupt ctatus. If interrupt that be checked happens it will return TRUE

#### **Parameter**

#### U32Interrupt ag

Specify TX, winterupt flag that will be checked. It can be DRVPS2\_TXINT or DXVP. RXXXT

#### Include

Drive "PrvP" ..h

# keturn Value

TRUE: internet that be checked happens

fALSE in error that be checked doesn't happen.

#### Example

```
/* Check TX interrupt status */
int8_t i8InterruptStatus;
i8InterruptStatus = DrvPS2_GetIntStatus(DRVPS2_TXINT);
if(i8InterruptStatus==TRUE)
    printf("TX interrupt that be checked happens"\n);
else
    printf("TX interrupt doesn't happen"\n);
```



# DrvPS2\_SetTxFIFODepth

#### **Prototype**

void DrvPS2\_SetTxFIFODepth(uint16\_t u16TxFIFODepth);

#### **Description**

This function is used to set TX FIFO depth. The function will call macro DRVPS2\_TXFIFO to set TX FIFO depth

#### **Parameter**

#### u16TxFIFODepth [in]

Specify TX FIFO depth. The range can be [1, 16]

#### Include

Driver/DrvPS2.h

#### **Return Value**

None

#### **Example**

/\* Set TX FIFO depth to 16 bytes.\*

DrvPS2\_SetTxFIFODepth(16);

/\* Set TX FIFO depth to 1 byte

DrvPS2 SetTxFIFODepth(1);

# DrvPS2 Read

# Prototype

int32\_t DrvP\$2\_Read uint8\_t

\*pu8RxBuf);

# Description

The function is used to read one byte to the buffer of pu8RxBuf. The function will call macro DRVPS2\_RXDATA to receive data

# **Parameter**

#### pu8RxBuf [out]

the buffer is used to contain byte received. The size of buffer needs one byte only

#### Include

Driver/DrvPS2.h

#### **Return Value**

E\_SUCCESS: Success.

#### **Example**



```
/* Read RX data and print it. */
uint8_t u8RXData;
DrvPS2_Read(&u8RXData);
printf("RX data is %x\n", u8RXData);
```

# DrvPS2\_Write

# **Prototype**

```
int32_t
DrvPS2_Write(
    uint32_t *pu32TxBuf,
    uint32_t u32WriteBytes
);
```

### **Description**

The function is used to write the burn of pu32TxBuf and the leagth of u32WriteBytes to host. If data count sent is 100 the x o bytes, please use macro DRVPS2\_TXDATAxxx for speed

#### **Parameter**

#### pu32TxBuf [i

da that II be ent to he

#### 32WriteByte. (in

the length of data the will be sont to host

# **Include**

Driver/DrvPS2

#### Re urn Value

E SUCCESS Success

#### **Example**

```
/* Write 64 bytes to TX buffer and TX buffer will send the 64 bytes out. */
uint32_t au32TXData[64];
DrvPS2_Write(au32TXData, 64);
```

# DrvPS2\_GetVersion

#### **Prototype**

int32\_t DrvPS2\_GetVersion(void);

#### **Description**



Return the current version number of driver.

#### **Include**

Driver/ DrvPS2.h

# **Return Value**

PS2 driver current version number:

31:24	23:16	15:8	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
00000000	MAJOR_NUM	MINOR_NUM	BUILD_NUM>

# Example

/\* Get PS/2 driver current version number \*/

int32\_t i32Ps2VersionNum;

i32Ps2VersionNum = DrvPS2\_GetVersion ();



# 13. FMC Driver

# 13.1. FMC Introduction

NuMicro<sup>TM</sup> NUC100 series equips with 128/64/32k bytes on chip embedded flash for application program memory (APROM), 4k bytes for ISP loader program memory (LDROM), and user configuration (Config0 & Config1). User configuration block provides several bytes to control system logic, like flash security lock, boot select, brown out voltage level, data flash base address, ..., and so on. NuMicro<sup>TM</sup> NUC100 series also provide additional 4k bytes data flash for user to store some application depended data before chip power off. For 128k bytes device, the data flash is shared with 128k program memory and its shared address is defined by user in Config1. The data flash size is defined by user depends on user application request.

# 13.2. FMC Feature

The FMC includes following features:


- 128/64/32kB application program memory (APROM).
- 4kB in system programming loader program memory (LDROM).
- 4kB data flash with 512 bytes page erase unit for user to store data
- Programmable data flash start address and memory size for 128KB program memory.
- Provide user configuration to control system logic.
- APROM cannot be updated when the MCU is running in APROM; LDROM can not be updated when the MCV is running in LDROM

# Memory Address Map

Block Name	Size	Start Address	End Address
	32 KB	0x0000000	0x00007FFF
AR ROM	64 KB		0x0000FFFF
/ " \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	128 KB		0x0001FFFF if DFEN=0 for 128 KB
	(128-0.5*N) KB		(DFBADR-1) if DFEN=1 for 128 KB
	4 KB	0x0001F000	0x0001FFFF
Data Flash	4 KB	0x0001F000	0x0001FFFF
Dala Flasii	0 KB	None	None if DFEN=0 for 128 KB
	(0.5*N) KB	DFBADR	0x0001FFFF if DFEN=1 for 128 KB
LD ROM	4KB	0x00100000	0x00100FFF
User Configuration	2 words	0x00300000	0x00300004



# Flash Memory Structure



# 13.3. Type Definition

# E\_FMC\_DOOTS LECT

Enume tion identifier	Value	Sescription
E FMC ANT JM	11811	Boot from APROM
FMC_LORG M		Boot from LDROMI

# 3.4. Functions

## DrvFMC\_EnableISP

**Prototype** 

void DrvFMC\_EnableISP (void);

**Description** 



To enable ISP function. This function will check if internal 22M oscillator is enabled or not. If not, this function will enable 22M oscillator automatically. User can disable 22M oscillator by using DrvSYS\_SetOscCtrl () if needed after ISP finished.

### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with <a href="https://doi.org/10.1007/journal.org/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameter**

None

### Include

Driver/DrvFMC.h

#### **Return Value**

None

### **Example**

DrvFMC\_EnableISP(); \*\* Exple ISP function

### DrvFMC DisableISE

### Prototype

oid Dryk (C Discole ISP (void)

#### **Description**

To disa. I function

#### Note

Please make stream the Register Write-Protection function has been unlocked before using this APL Uter and check the status of the Register Write-Protection function with <a href="https://doi.org/10.1007/JCB-10

### **Parameter**

None

### Include

Driver/DrvFMC.h

### **Return Value**

None

### **Example**

DrvFMC DisableISP ( ); /\* Disable ISP function \*/



### DrvFMC\_BootSelect

### **Prototype**

void DrvFMC\_BootSelect(E\_FMC\_BOOTSELECT boot);

### **Description**

To select next booting from APROM or LDROM.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Registal Write-Totech in function with <a href="https://doi.org/10.1007/j.j.gov/nregistal/">DrvSYS\_IsProtectedRegLocked ()</a>.

### **Parameter**

#### boot [in]

Specify E\_FMC\_APROM or E\_FMC\_LDR\_M.

### Include

Driver/DrvFMC.h

#### **Return Value**

None

### Exam<u>ple</u>

```
rvFMC_Bot_Select_L_FMC_LDFO_U, /* Next booting from LDROM */
```

DvFMC\_Bt\_tSelect (E\_FMt\_APROM); /\* Next booting from APROM \*/

### DrvFMC GetBootSelek

#### **Prototype**

E\_FMC\_BOXYSELECT DrvFMC\_GetBootSelect(void);

#### Description

To get current boot select setting.

### **Parameter**

None.

### Include

Driver/DrvFMC.h

#### **Return Value**

E\_FMC\_APROM The current boot select setting is in APROM

E\_FMC\_LDROM The current boot select setting is in LDROM



### **Example**

E\_FMC\_BOOTSELECT e\_bootSelect

/\* Check this booting is from APROM or LDROM \*/

e\_bootSelect = DrvFMC\_GetBootSelect ( );

# DrvFMC\_EnableLDUpdate

### **Prototype**

void DrvFMC\_EnableLDUpdate (void);

### **Description**

To enable LDROM update function. LPROM can be up atted if LDROM update function is enabled when the MCU runs in APROM.

### Note

Please make sure that the Registar Write-Proximan function has been unlocked before using this API. User can check the strus of the Register Write Protection function with <a href="https://doi.org/10.1007/j.jc/">DrvSYS\_IsProtectedRegIstarce</a>.

#### **Parameter**

None

### **Include**

river/DrvFMC.h

#### Retur Value

None

### **Example**

DrvFMC\_Spanie (DUpdate ( ); /\* Enable LDROM update function \*/

### DEFMC\_Disa\_leLDUpdate

### **Prototype**

void DrvFMC\_DisableLDUpdate (void);

### **Description**

To disable LDROM update function.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ( ).

#### **Parameter**



None

#### Include

Driver/DrvFMC.h

### **Return Value**

None

### **Example**

DrvFMC\_DisableLDUpdate (); /\* Disable LDROM up late (ncti n.\*

# DrvFMC\_EnableConfigUpdate

### **Prototype**

void DrvFMC\_EnableConfigUpdate (, ,d);

### **Description**

To enable Config update Spectrum. Congif update fanction is enabled, the user configuration can be update again less of MCU is running in APROM or LDROM.

### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User a project the status of the Register Write-Protection function with Docked April 1988. In trotection function with the status of the Register Write-Protection function with Docked 1988.

#### Parmeter

Non

### clude

Driver/DrvFMCh

#### Return Value

None

### Example

DrvFMC\_EnableConfigUpdate ( ); /\* Enable Config update function \*/

### DrvFMC\_DisableConfigUpdate

### **Prototype**

void DrvFMC\_DisableConfigUpdate (void);

### **Description**

To disable Config update function.



#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ( ).

### **Parameter**

None

#### **Include**

Driver/DrvFMC.h

### **Return Value**

None

### Example

DrvFMC\_DisableConfigUpdate ( );

/\* Dyable Config aposte function \*/

# DrvFMC\_EnableAPUpdate

### **Prototype**

void DrvFMC\_Enable\_Pc\_date (void)

### **Description**

of enable A. ROM, or the function. PROM can be updated if APROM update function is nabled when the MCU runs in API ON.

#### Note<sup>\*</sup>

Only National Michael Nuclean Nuclean Series (Ex. NUCl40VE3CN) support this function. Please refer to NuMicro NuCleo Series Products Selection Guide of Appendix in details.

#### ote 2

Please make shouthat the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_\_ ProtectedRegLocked ().

### Parameter

None

### Include

Driver/DrvFMC.h

#### **Return Value**

None

### **Example**

DrvFMC\_EnableAPUpdate ( ); /\* Enable APROM update function \*/

V1.05.001



### DrvFMC\_DisableAPUpdate

### **Prototype**

void DrvFMC\_DisableAPUpdate (void);

### **Description**

To disable APROM update function.

#### Note

Only NuMicro<sup>TM</sup> NUC1x0xxxCx series (Ex. NUC)40VH Ch. sup ort; his function. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Series of the orthogonal in details.

#### Note 2

Please make sure that the Register Wro-votection function has been unlocked before using this API. User can check the status of the R gister Write-Protection function with DrvSYS\_IsProtectedRegLocked ().

#### **Parameter**

None

#### **Include**

Driver/DrvFMC.h

### Return Value

one

#### Example

Drvl C Di bleAPUpdate ()

/\* Disable APROM update function \*/

# DN\_MC\_EnablePtine(Saving

#### Prototype

void PyFMC\_EnablePowerSaving (void);

### **Description**

To enable flash access power saving function. If CPU clock is slower than 24 MHz, user can enable flash power saving function.

### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ( ).

#### **Parameter**

None



#### Include

Driver/DrvFMC.h

#### **Return Value**

None

### **Example**

DrvFMC EnablePowerSaving ();

/\* Enable flash poters ving function \*/

# DrvFMC\_DisablePowerSaving

### **Prototype**

void DrvFMC\_DisablePowerSavir (id);

### **Description**

To disable flash access power saving function

#### Note

Please make sure that the Register Vit Protection function has been unlocked before using this API. User can click the states of the Register Write-Protection function with <a href="https://doi.org/10.1007/journal.com/">DrvSYS\_IsProtectedRegisters</a> ().

### **Parameter**

one

#### Include

Drive PryF C.h

### **xeturn Value**

None

#### Exampl

DrvFMC\_sisablePowerSaving ( );

/\* Disable flash power saving function \*/

# DrvFMC\_Write

### **Prototype**

int32\_t DrvFMC\_Write (uint32\_t u32addr, uint32\_t u32data);

### Description

To write word data into APROM, LDROM, Data Flash or Config. The Memory Map of APROM and Data Flash are depended on the product of NuMicro<sup>TM</sup> NUC100 series. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix for Flash size. The corresponding function in Config0 and Config1 are described in FMC Section of TRM in details.



#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ( ).

### **Parameter**

#### u32addr [in]

Word address of APROM, LDROM, Data Flash or Config

### u32data [in]

Word data to be programmed into APROM ZDRO. Data Flat of Config

### Include

Driver/DrvFMC.h

### **Return Value**

0: Succeed

<0: Failed

### **Example**

/\* Program word dat 0x1 1456 that address 0 1F000 \*/

DrvFMC\_Writ (0.1 F00 ), 0x 2345678)

### DrvFMC Read

#### **Proft** type

int32\_ Dry MC\_Read vint32\_t u32addr, uint32\_t \* u32data);

## escription

To read data Lyn APROM, LDROM, Data Flash or Config. The Memory Map of APROM and Data Nash we lepended on the product of NuMicro<sup>TM</sup> NUC100 series. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix for Flash size.

#### Note

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ( ).

### **Parameter**

### u32addr [in]

Word address of APROM, LDROM, Data Flash or Config.

### u32data [in]

The word data to store data from APROM, LDROM, Data Flash or Config.

### Include



### Driver/DrvFMC.h

#### **Return Value**

0: Succeed

<0: Failed

### **Example**

uint32\_t u32Data;

/\* Read word data from address 0x1F000, and read data is sorred to a32 octa\*/

DrvFMC\_Read (0x1F000, &u32Data);

### DrvFMC\_Erase

### **Prototype**

int32\_t DrvFMC\_Erase (uint32\_t u32ad ;);

### **Description**

To page erase APROM, L. KON Data llash or Co fig. New ash page erase unit is 512 bytes. The Memory Mon of APROMATA Data Flash are dipended on the product of NuMicro<sup>TM</sup> NUC100 series Please refer to Nam ro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix for Flash are.

### Note

case make ure that the Registe (Wite-Protection function has been unlocked before using is API. User an check the states of the Register Write-Protection function with LySYS\_IsP pteckedRegLocked ().

### Paramete.

u32addr [in]

Flash page base acdress of APROM, LDROM and Data Flash, or Config0 addrsss.

#### Includ

Driver/Dr. TMC.h

### **Return Value**

0: Succeed

<0: Failed

### **Example**

/\* Page Erase from 0x1F000 to 0x1F1FF \*/
DrvFMC\_Erase (0x1F000);

# DrvFMC\_WriteConfig

### **Prototype**



int32 t DrvFMC WriteConfig(uint32 t u32data0, uint32 t u32data1);

### **Description**

To erase Config and write data into Config0 and Config1. The corresponding functions in Config0 and Config1 are described in FMC Section of TRM in details.

#### Note

Please make sure that the Register Write-Protection function has been to locked before using this API. User can check the status of the Register Write Protection is active with <a href="https://doi.org/10.1007/journal.org/">DrvSYS\_IsProtectedRegLocked ()</a>.

#### **Parameter**

### u32data0 [in]

Word data to be programmed into fig0.

#### u32data1 [in]

Word data to be programmed into Con g1

### Include

Driver/DrvFMC.h

#### **Return Value**

0: Succeed

<0: Failed

### Example

/\* Program word data 0xFCFFFFF into Config0 and word data 0x1E000 into Config1 \*/
DrvFN S. Config (0xFFFFFFF), 0x1E000);

# DN FMC ReadDataPicshBaseAddr

#### Prototype

uint32\_. Urvi MC\_ReadDataFlashBaseAddr (void);

### **Description**

To read data flash base address. For 128k bytes flash device, the base address of data flash is defined by user in Config1. For less 128k bytes flash device, the base address is fixed at 0x1F000.

### **Parameter**

None

### Include

Driver/DrvFMC.h

#### **Return Value**



Data Flash base address

### **Example**

```
uint32_t u32Data;
/* Read Data Flash base address */
u32Data = DrvFMC_ReadDataFlashBaseAddr ( );
```

# DrvFMC\_EnableLowFreqOptMode

### **Prototype**

void DrvFMC\_EnableLowFreqOptMode (void);

### **Description**

To enable flash access low frequency extinction mode. It can improve flash access performance when CPU runs at low frequency.

#### Note 1

Only NuMicro<sup>TM</sup> NUC1. Dexx vx scales (Ex. NUC1/6-VA3CN) and Low Density series support this function. Please refer to Nuclicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix in details. The Set wis bit only when HCLR < 25MHz. If HCLK > 25MHz, CPU will fetch wrong code and the set of the second series of the second second series of the second second series of the second second

#### Note 2

Promain sure that the Register Arm Protection function has been unlocked before using his API. Use can cheek the status of the Register Write-Protection function with rvSYS IsProtectedRegLocked 1).

### Parame

None

### nclude

Oriver/Dry FM 34

#### Return Value

None

### **Example**

/\* Enable flash access low frequency optimization mode \*/
DrvFMC\_EnableLowFreqOptMode ( );

# DrvFMC\_DisableLowFreqOptMode

### **Prototype**

void DrvFMC\_DisableLowFreqOptMode (void);



### **Description**

To disable flash access low frequency optimization mode.

#### Note 1

Only NuMicro<sup>TM</sup> NUC1x0xxxCx series (Ex. NUC140VE3CN) and Low Density series support this function. Please refer to NuMicro<sup>TM</sup> NUC100 Series Products Selection Guide of Appendix in details.

#### Note 2

Please make sure that the Register Write-Protection function has been unlocked before using this API. User can check the status of the Register Write-Protection function with DrvSYS\_IsProtectedRegLocked ().

#### **Parameter**

None

### Include

Driver/DrvFMC.h

### **Return Value**

None

### **Example**

/\* Disable flash access low frequency optimization mode \*/
DryFMC\_DisableLowFreqOptMode();

# DrvFMC\_GetVersion

### **Prototype**

uint32\_t DrvFMC\_GetVersion (void);

### Description

Get this module's version.

#### **Parameter**

None

### **Include**

Driver/DrvFMC.h

### **Return Value**

Version number:

31:24	23:16	15:8	7:0	
00000000	MAJOR_NUM	MINOR_NUM	BUILD_NUM	



# 14. USB Driver

# 14.1. Introduction


This article is provided for manufacturers who are using USB Device controller to complete their USB applications. It is assumed that the reader is familiar with the Universal Serial Bus Specification, Revision 1.1.

# 14.2. Feature

- Conform to USB2.0 Full speed, 12Mbps.
- Provide 1 interrupt source with 4 interrupt events.
- Support Control, Bulk, Interrupt, and Isochronous transfers.
- Suspend when no bus signaling for 3 ms
- Provide 6 endpoints for configuration.
- Include 512 bytes internal SRAM as USB buffer.
- Provide remote wake-up capability.




# 14.3. USB Framework



Above figure shows the framework of USB device library. The lowest layer is USB controller. The USB controller will raise different interrupt events according to USB, BUS and floating detection status. All the events are handled by USB driver by clarive event handlers. USB driver also take care the basic handler of control pipe of USB protocol. Most function dependent handlers and USB descriptors must be provided by user applications or USE clarifications.



# 14.4. Call Flow



The above figure shows the call flow of USB driver. The DrvUSB\_Open is used to initial the USB device controller. Then USB floating detection is enabled to detect USB plug/un-plug events. If USB attached, it need to call the USB class driver to initial USB class specified descriptions, event handlers. Finally, all related USB interrupts are enabled to handle the USB events.

# 14.5. Constant Definition

# USB Register Address

Constant Name	Value	Description
USBD_INTEN	0x40060000	USB Interrupt Enable Register Address
USBD_INTSTS	0x40060004	USB Interrupt Event Status Register Address
USBD_FADDR	0x40060008	USB Device Function Address Register Address
USBD_EPSTS	0x4006000C	USB Endpoint Status Register Address Address
USBD_ATTR	0x40060010	USB Bus Status and Attribution Register Address
USBD_FLDETB	0x40060014	USB Floating Detected Register Address
USBD_BUFSEG	0x40060018	Setup Token Buffer Segmentation Register Address
USBD_BUFSEG0	0x40060020	Endpoint 0 Buffer Segmentation Register Address
USBD_MXPLD0	0x40060024	Endpoint 0 Maximal Payload Register Address



Constant Name	Value	Description		
USBD_CFG0	0x40060028	Endpoint 0 Configuration Register Address		
USBD_CFGP0	0x4006002C	Endpoint 0 Set Stall and Clear In/Out Ready Control Register Address		
USBD_BUFSEG1	0x40060030	Endpoint 1 Buffer Segmentation Register Address		
USBD_MXPLD1	0x40060034	Endpoint 1 Maximal Payload Register Address		
USBD_CFG1	0x40060038	Endpoint 1 Configuration Register Address		
USBD_CFGP1	0x4006003C	Endpoint 1 Set Stall and Clear In/Qut Ready Control Register Address		
USBD_BUFSEG2	0x40060040	Endpoint 2 Buffer Segmentation Register Address		
USBD_MXPLD2	0x40060044	Endpoint 2 Maximal Payload Register Address		
USBD_CFG2	0x40060048	Endpoint 2 Configuration Register Address		
USBD_CFGP2	0x4006004C	Endpoint 2 Set Stall and Clear In/Out Ready Control Register Address		
USBD_BUFSEG3	0x40060050	Endpoint 3 Buffer Segmentation Register Address		
USBD_MXPLD3	0x40060054	Endpoint 3 Maximal Payload Register Address		
USBD_CFG3	0x40060058	Enapoint 3 Configuration Register Address		
USBD_CFGP3	0x4006005C (	Endpoint 3 Set Stall and Clear In/Out Ready Control Register Address		
USBD_BUFSEG4	0x40060060	Endpoint 4 Buffer Segmentation Register Address		
USBD_MXPLD4	0x40060064	Endpoint 4 Maximal Payload Register Address		
USBD_CFG4	0x40060068	Endpoint 4 Configuration Register Address		
USBD_CFGP4	0x4006006C	Endpoint 4 Set Stall and Clear In/Out Ready Control Register		
USBD_BUFSEG5	0x40060070	Endpoint 5 Buffer Segmentation Register Address		
USBD_MXPLØ5	0x40060074	Endooint 5 Maximal Payload Register Address		
USBD_CFG5	0x40060078	Endpoint 5 Configuration Register Address		
USBD_CFGP5	0x4006007C	Endpoint 5 Set Stall and Clear In/Out Ready Control Register Address		
USBD_DRVSE0	0x40060090	USB Drive SE0 Control Register Address		
USB_SRAM_BASE	0x40060100	USB PDMA Control Register Address		

# INTEN Register Bit Definition

Constant Name	Value	Description
INTEN_INNAK	0x00008000	Active NAK interrupt function and its status flag for IN token
INTEN_WAKEUP_EN	0x00000100	Wake Up Function Enable
INTEN_WAKEUP_IE	0x00000008	USB Wake Up Interrupt Enable
INTEN_FLDET_IE	0x00000004	Floating Detect Interrupt Enable
INTEN_USB_IE	0x00000002	USB Event Interrupt Enable



Constant Name	Value	Description
INTEN_BUS_IE	0x00000001	Bus Event Interrupt Enable

# INTSTS Register Bit Definition

Constant Name	Value	Description
INTSTS_SETUP	0x80000000	Setup Event Status
INTSTS_EPEVT5	0x00200000	Endpoint 5's USB Event Status
INTSTS_EPEVT4	0x00100000	Endpoint 4's USB Event Status
INTSTS_ EPEVT 3	0x00080000	Endpoint 3's USB Event Status
INTSTS_ EPEVT 2	0x00040000	Endpoint 2's USB Event Status
INTSTS_ EPEVT 1	0x00020000	Endpoint 1's USB-Event Status
INTSTS_ EPEVT 0	0x00010000	Endpoint 0's USB Event Status
INTSTS_WAKEUP_STS	0x00000008	Wakeup Interrupt Status
INTSTS_FLDET_STS	0x00000004	Floating Detected Interrupt Status
INTSTS_USB_STS	0x00000002	USB event Interrupt Status
INTSTS_BUS_STS	0x00000001	BUS Interrupt Status

# ATTR Register Bit Definition

Constant Name	Value	Description
ATTR_BYTEM	0x00000400	CPU access USB RAM Size Mode Select
ATTR_RWRDN	0x00000200	Power down PHY, low active
ATTR_DPPU EN	0x00000100	Rull-up resistor on D+ enable
ATTR_USB_EN	0x00000000	USB Controller Enable
ATTR_RWAKEUP	0x00000020	Remote Wake Up
ATTR_PHY_EN	0x00000010	PHY Function Enable
ATTR_TIMEOUT	80000000x0	Time Out Status
ATTR_RESUME	0x00000004	Resume Status
ATTR_SUSPEND	0x00000002	Suspend Status
ATTR_USBRST	0x0000001	USB Reset Status

# Confiuration Register Bit Definition

Constant Name	Value	Description
CFG_CSTALL	0x00000200	Clear STALL Response



Constant Name	Value	Description		
CFG_DSQ_SYNC	0x00000080	Data Sequence Synchronization		
CFG_STATE	0x00000060	Endpoint STATE		
CFG_EPT_IN	0x00000040	IN endpoint		
CFG_EPT_OUT	0x00000020	Out endpoint		
CFG_ISOCH	0x00000010	Isochronous Endpoint		
CFG_EP_NUM	0x000000F	Endpoint Number		

# Extera-Confiuration Register Bit Definition

Constant Name	Value	Description				
CFGP_SSTALL	0x00000002	Set the device to	spond STAL	Ĭ		
CFGP_CLRRDY	0x0000001	Clear Ready		7		

# 14.6. Macro

# DRVUSB\_ENABLE\_MS

#### Pro stype

id DRVUSB ENABLE MISC IN

uk 32\_t / u32Flags

### **Description**

Enable/Disable uscellaneous interrupts including USB event, Wakeup event, Float-detection event and the event.

### Parameter

### u32Flags [in]

USB interrupt events. It can be following flags.

IEF\_WAKEUP: Wakeup interrupt flag.

IEF\_FLD: Float-detection interrupts flag.

IEF\_USB: USB event interrupt flag.

IEF\_BUS: Bus event interrupt flag.

u32Flag = 0 will disable all USB interrupts.

### Include

Driver/DrvUsb.h



#### **Return Value**

None

### **Example**

\_DRVUSB\_ENABLE\_MISC\_INT(0); /\* Disable All USB-related interrupts. \*/
\_DRVUSB\_ENABLE\_MISC\_INT(IEF\_WAKEUP | IEF\_WAKEUP | IEF\_FLD |
IEF\_USB | IEF\_BUS); /\* Enable wakeup, float-detection, USB and be interrupts \*/

# \_DRVUSB\_ENABLE\_WAKEUP

### **Prototype**

void \_DRVUSB\_ENABLE\_WAKEUP (void);

### **Description**

Enable USB wakeup function. If USB war up Naction is enabled any activity of USB bus could be used to wakeup CPU from power town.

#### **Parameter**

None

#### Include

Driver/DrvUsb

#### Retu

one

#### Examp

\_DRVUSD\_ENABLA\_WAREUP(); /\* To enable the USB wakeup function \*/

### DRYUSB DISABLE WAKEUP

#### Prototype

void \_DR \ USB\_DISABLE\_WAKEUP (void);

### **Description**

Disable USB wakeup function. If USB wakeup function is disable, USB can't used to wakeup up CPU from power down.

### **Parameter**

None

### Include

Driver/DrvUsb.h

### **Return Value**



None

### **Example**

\_DRVUSB\_DISABLE\_WAKEUP(); /\* To avoid wakeup CPU by USB \*/

# \_DRVUSB\_ENABLE\_WAKEUP\_INT

### **Prototype**

void \_DRVUSB\_ENABLE\_WAKEUP\_INT (void);

### **Description**

Enable wakeup interrupt. USB will raise a wakeup c ent inter upt when wakeup interrupt is enabled.

#### **Parameter**

None

### Include

Driver/DrvUsb.h

#### **Return Value**

None

### Example

RVUSB\_ENABLE\_WAKEUP\_IN it /\* To enable wakeup event interrupt \*/

# DRYUSB DISABLE WAKEUP INT

### **Prototype**

oid \_DR \USA D.SABLE\_WAKEUP\_INT (void);

#### Description

Disable wakeup interrupt to avoid USB raise an interrupt when wakeup from power down.

### **Parameter**

None

### Include

Driver/DrvUsb.h

#### **Return Value**

None

### Example



DRVUSB\_DISABLE\_WAKEUP\_INT () /\* To disable wakeup event interrupt \*/

# \_DRVUSB\_ENABLE\_FLDET\_INT

### **Prototype**

void \_DRVUSB\_ENABLE\_FLDET\_INT (void);

### **Description**

Enable float-detection interrupt to raise an interrupt who USB lug in un-plug

#### **Parameter**

None

### Include

Driver/DrvUsb.h

#### **Return Value**

None

### **Example**

\_DRVUSB\_EL ABLY\_F DE \_INT() /\* Lo en ble float-detection interrupt \*/

### \_DRVUSB\_DISABLE\_FLDEX\_IN

### Prototype

void \_DRVUSB\_D\_SABLE\_FLDET\_INT (void);

#### escription

Disable Toat-deaction interrupt.

### Parameter

None

### Include

Driver/DrvUsb.h

### **Return Value**

None

### **Example**

\_DRVUSB\_DISABLE\_FLDET\_INT() /\* To disable float-detection interrupt \*/



### \_DRVUSB\_ENABLE\_USB\_INT

### **Prototype**

void \_DRVUSB\_ENABLE\_USB\_INT (void);

### **Description**

Enable USB interrupt. It could be used to control USB interrupt only ad \_DRVUSB\_ENABLE\_MISC\_INT() can be used to control all Lab related interrupts at the same time.

### **Parameter**

None

#### Include

Driver/DrvUsb.h

### **Return Value**

None

### **Example**

\_DRVUSB\_ENABL \_US \ IN \(\rangle\)/\* To encole \(\text{US}\) interrupt \\*

# \_DRVU2\_\_\_PIS. BL. USB\_INT

#### Protetype |

void DRVII B DISAB E XSB INT (void):

### escription

Disable USB interrup

#### Parameter

None

### Include

Driver/DrvUsb.h

### **Return Value**

None

### **Example**

\_DRVUSB\_ DISABLE \_USB\_INT () /\* To disable USB interrupt \*/



# \_DRVUSB\_ENABLE\_BUS\_INT

### **Prototype**

void \_DRVUSB\_ENABLE\_BUS\_INT (void);

### **Description**

Enable USB bus interrupt.

### **Parameter**

None

### Include

Driver/DrvUsb.h

### **Return Value**

None

### **Example**

\_DRVUSB\_ENABLE\_B IN 1//\* To enable U. B bux in 2 rrupt \*/

# \_DRVUSB\_DISAE\_E\_\_SUS\_UTI

#### Prot

old\_DRVUSE\_DISABLE\_BUX\_INV(void);

#### Descriptor

Disable bus interrupt

#### **R**arameter

None

#### Include

Driver/DrvUsb.h

### **Return Value**

None

### Example

\_DRVUSB\_DISABLE\_BUS\_INT () /\* To disable USB bus interrupt \*/

### \_DRVUSB\_CLEAR\_EP\_READY\_AND\_TRIG\_STALL

**Prototype** 



```
void _DRVUSB_CLEAR_EP_READY_AND_TRIG_STALL (
    uint32_t    u32EPId
);
```

### **Description**

Clear specified USB endpoint hardware In/Out Ready and respond TALL,

#### **Parameter**

### u32EPId[in]

EP Identity (valid value:  $0 \sim 5$ ).

### Include

Driver/DrvUsb.h

### **Return Value**

None

### Example

\_DRVUSB\_CLEAR\_EP\_RENDICAN\_\_TRIG\_STLLL(3) /\* To clear ready flag of USB endpoint identity 3 at a least to a sponse STALE. \*/

#### **Notes**

Here, EP (a dplace identity means number of OSB device hardware, not USB endpoint ranks) derived by USB standard

# \_DRVUSR\_CLEAR\_EP\_READY

### Prototype

uint32\_**/** v33

);

### **Description**

Clear EP In/Out Ready.

### **Parameter**

### u32EPId[in]

EP Identity (valid value:  $0 \sim 5$ ).

### Include

Driver/DrvUsb.h

### **Return Value**

None



### Example

\_DRVUSB\_CLEAR\_EP\_READY(1) /\* To clear ready flag of USB endpoint identity 1. \*/

# \_DRVUSB\_SET\_SETUP\_BUF

### **Prototype**

```
void _DRVUSB_SET_SETUP_BUF (
    uint32_t    u32BufAddr
);
```

### **Description**

Specify buffer address for Setup transaction. This buffe is used to store setup token data and its size is fixed to be 8 bytes according to ISB standard. Therefore, the buffer address must be 8 bytes alignment.

### **Parameter**

### u32BufAddr [in]

Buffer address for secretor. It could be USE  $(BA+9x^{1})0 \sim USB\_BA+0x2F8$  where USB\_BA is 0x4006000.

#### Include

Driver/DrvUsb

#### Ret in value

one

#### Example

\_DRVUSB\_SET\_\$FTVP\_BUF(0x400602F8) /\* Set the setup packet address to 0x400602F8 \*/

# DRVUSB\_SET EN BUF

#### **Prototype**

```
void _DRVUSB_SET_EP_BUF (
    uint32_t    u32EPId,
    uint32_t    u32BufAddr
);
```

### **Description**

Specify buffer address for specified hardware endpoint identity and it must be 8 bytes alignment. This buffer would be used to buffer the data of IN/OUT USB transaction. The buffer size used by IN/OUT USB transaction is dependent on maximum payload of related endpoint identity.

### **Parameter**



### u32EPId [in]

EP identity (valid value:  $0 \sim 5$ ).

### u32BufAddr [in]

Used to set buffer address and valid address is from  $0x40060100 \sim 0x400602F8$ . Furthermore, buffer address + maximum payload size must less than 0x400602FF.

### Include

Driver/DrvUsb.h

#### **Return Value**

None

### Example

\_DRVUSB\_SET\_EP\_BUF(1, 0x400, 0100) /\* Set the buffer address of endpoint identity 1 to 0x40060100 \*/

# DRVUSB TRIG EP

### **Prototype**

void \_DRVUSP\_\_\_P

uint32\_t t 22 1d

ulius 2 t u32 . 'as a

#### Descript

Trigger next transaction for specified endpoint identity and the transaction size is also defined at the same time

#### Pa. ameter

#### u32E3Id

EP identity (valid value:  $0 \sim 5$ ) for trigger Data In or Out transaction.

### u32TrigSize [in]

For Data Out transaction, it means maximum data size transferred from Host; for Data In transaction, it means how many data transferred to Host.

### Include

Driver/DrvUsb.h

### **Return Value**

None

### **Example**



/\* Trigger the transaction of endpoint identity 1 and the transaction payload size is 64 bytes \*/
\_DRVUSB\_TRIG\_EP (1, 64)

# \_DRVUSB\_GET\_EP\_DATA\_SIZE

### **Prototype**

```
uint32_t
_DRVUSB_GET_EP_DATA_SIZE (
   uint32_t   u32EPId
);
```

### **Description**

Length of data transmitted to or received. In his st for specific and point identity.

### **Parameter**

### u32EPId [in]

EP identity (valid value. 3~ 3

### Include

Driver/DrvUsb

#### Ret in Value

or IN endpoint. length of data transacting to host in bytes.

For UT end pint: Actual length of data receiving from host in bytes.

### ample

```
/* To get the cize of a rerved data of endpoint identity 1. */
size = _Dr. V. B__SET_EP_DATA_SIZE(1);
```

### DRVUSB\_SET\_EP\_TOG\_BIT

### **Prototype**

```
void _DRVUSB_SET_EP_TOG_BIT (
    uint32_t u32EPId,
    int32_t bData0
)
```

### **Description**

Specify Data0 or Data1 for specified endpoint identity. This bit will toggle automatically after Host ACK the IN token.



#### **Parameter**

### u32EPId [in]

EP identity (valid value:  $0 \sim 5$ ).

### bData0 [in]

Specify DATA0 or DATA1 for IN transaction. TRUE is for DATA0, FALSE is for DATA1

#### Include

Driver/DrvUsb.h

### **Return Value**

None

### **Example**

/\* To set the toggle bit as DATA0 for endpoint identity 1 \*/

\_DRVUSB\_SET\_EP\_TOG\_BLT(1, TRUE)

# \_DRVUSB\_SET\_EVENT\_FLAG

### **Prototype**

void\_DRWUSB\_SET\_EVENT\_FLAG

uint32 t \u32Data

### Description

Set Interrupt Event Flag to clear them. The interrupt event flags are write one clear.

## **Parameter**

### u32Data [in]

Specify the event to be clear. It could be

Events	Value	Description
EVF_SETUP	0x80000000	Got a setup token event
EVF_EPTF5	0x00200000	Got USB event from endpoint identity 5
EVF_EPTF4	0x00100000	Got USB event from endpoint identity 4
EVF_EPTF3	0x00080000	Got USB event from endpoint identity 3
EVF_EPTF2	0x00040000	Got USB event from endpoint identity 2
EVF_EPTF1	0x00020000	Got USB event from endpoint identity 1
EVF_EPTF0	0x00010000	Got USB event from endpoint identity 0
EVF_WAKEUP	0x00000008	Got a wakeup event
EVF_FLD	0x00000004	Got float-detection event
EVF_USB	0x00000002	Got USB event include endpoint events or setup event
EVF_BUS	0x00000001	Got USB bus event



### Include

Driver/DrvUsb.h

### **Return Value**

None

### **Example**

```
_DRVUSB_SET_EVENT_FLAG(EVF_BUS); /* Clear USB has examt
_DRVUSB_SET_EVENT_FLAG(EVF_BUS | EVF_FLD); ** Clear US has event and float-detection event */
```

### \_DRVUSB\_GET\_EVENT\_FLAG

### **Prototype**

uint32\_t

\_DRVUSB\_GET\_EVENT\_FLAG (void);

### **Description**

Get Interrupt Event Flac

### **Parameter**

None

river/DrvUsb.h

#### Return Vue

Return EVF registe value. Please refer to \_DRVUSB\_SET\_EVENT\_FLAG() for detail event information.

#### E. mnle

# DRVUSB\_CLEAR\_EP\_STALL

### **Prototype**

```
void _DRVUSB_CLEAR_EP_STALL (
    uint32_t u32EPId
);
```

### **Description**

Stop to force specified endpoint identity to respond STALL to host.



```
Parameter
        u32EPId [in]
            EP identity (valid value: 0 \sim 5).
    Include
        Driver/DrvUsb.h
     Return Value
        None
     Example
        _DRVUSB_CLEAR_EP_STALL(1);/* Clear the S
                                                            point identity 1 */
_DRVUSB_TRIG_EP_STALL
     Prototype
        void _DRVUSB_TRIG
          uint32_t
        );
     Description
     Return Vali
        None
     Example
        _DRVUSB_TRIG_EP_STALL (1); /* Force to STALL endpoint identity 1 */
_DRVUSB_CLEAR_EP_DSQ_SYNC
     Prototype
          void _DRVUSB_CLEAR_EP_DSQ_SYNC (
          uint32_t
                   u32EPId
```



);

### **Description**

Clear the endpoint toggle bit to DATA0, i.e force the toggle bit to be DATA0. This bit will toggle automatically after IN token ack from host.

### **Parameter**

### u32EPId [in]

EP Identity (valid value:  $0 \sim 5$ ).

### Include

Driver/DrvUsb.h

### **Return Value**

None

### Example

/\* Force the toggle bit of endpoint identity 2 to be DAT. (0  $^{*}$ )

\_DRVUSB\_CLEAR\_EP\_\_\_Q\_NC )

# \_DRVUSB\_SET\_CFG

#### Pro type

void \_DRYUSB\_SET\_CKG (

uint3\_t u32\FGNun

umt32\_t u32Data

);

#### De sription

This hack bused to set USB CFG register.

### **Parameter**

### u32CFGNum [in]

CFG number (valid value:  $0 \sim 5$ ).

### u32Data [in]

Specify the setting for CFG register.

### Include

Driver/DrvUsb.h

### **Return Value**

None



### Example

```
/* Set USB CFG2 control register as 0x3 */
_DRVUSB_SET_CFG (2, 0x3);
```

# \_DRVUSB\_GET\_CFG

### **Prototype**

```
uint32_t
_DRVUSB_GET_CFG (
    uint32_t u32CFGNum
);
```

### **Description**

Get current setting of USB CFG register.

#### **Parameter**

### u32CFGNum [in]

CFG number (v id y A : 0 )

### Include

Drw sb.h

#### Rettern Value

Return specified CFG register value

#### ample

```
/* Get the setting of $5B CFG2 control register */
32Cfg = $12 (0.8B_GET_CFG (3);
```

# DRVUSB\_SET\_FADDR

### **Prototype**

```
void _DRVUSB_SET_FADDR (
    uint32_t    u32Addr
)
```

### **Description**

To set USB device address. The valid address is from  $0 \sim 127$ .

### **Parameter**



### u32Addr [in]

The USB device address and it could be  $0 \sim 127$ .

### Include

Driver/DrvUsb.h

### **Return Value**

None

### **Example**

/\* Set the USB devcie address as 3 \*/
\_DRVUSB\_SET\_FADDR (3);

# \_DRVUSB\_GET\_FADDR

### **Prototype**

uint32\_t

\_DRVUSB\_GET\_FA \_B (vc

### Description

To get USP de ce adress.

### Par meter

N ne

### Include

Driver/DrvUsb

#### K turn Value

Return USB device address.

### **Example**

/\* Get USB devcie address \*/

 $u32Addr = DRVUSB\_GET\_FADDR();$ 

### \_DRVUSB\_GET\_EPSTS

### **Prototype**

uint32\_t

\_DRVUSB\_GET\_EPSTS (void)



### Description

Get USB endpoint states register (EPSTS) value. The states register could be used to idendity the detail information of USB event. For detail information of EPSTS, please refere to NuMicro<sup>TM</sup> Technical Reference Manual.

### **Parameter**

None

#### **Include**

Driver/DrvUsb.h

### **Return Value**

Return STS register value

### **Example**

```
/* Get USB STS register value */
u32Reg = _DRVUSB_GET_STSC
```

### \_DRVUSB\_SET\_CFGI

### **Prototype**

```
void DRVOSB, ZT_CFGP(uint8_t v8CFGFNum, uint32_t v32Data
```

### escription

To set extra configuration register (CFGP). The CFGP register could be used to STALL the endpoint and sural indpoint ready flag.

CFSP1 STALL control bit. Set '1' to force the endpoint to response STALL to host.

CFGP[0]. Ready flag and it is write one clear.

### **Parameter**

### u8CFGPNum[in]

CFGP register number (valid value:  $0 \sim 5$ ).

### u32Data [in]

Specify data in CFGP register to STALL the endpoint or clear ready flag.

### Include

Driver/DrvUsb.h

### **Return Value**



None

```
Example
```

```
/* To STALL the endpoint identity 1. */
_DRVUSB_SET_CFGP(1, 0x2);
```

## \_DRVUSB\_GET\_CFGP

### Prototype

```
uint32_t
_DRVUSB_GET_CFGP(
    uint32_t    u32CFGPNum
);
```

### **Description**

Get the value of extra col figura jor legister (CFGP)

#### **Parameter**

### u32CFGPNum[in]

CFGP register 7 mb. (alid val a. 0. 5)

#### Incl. 4e

river/DrvUsb.h

#### Return Nue

Return CFGP register Value

### xample

```
/* Get the register value of CFG1 */
_DRVOCK_CET_CFGP(1);
```

# DRVUSB\_ENABLE\_USB

### **Prototype**

```
void _DRVUSB_ENABLE_USB (void)
```

### **Description**

Enable USB, PHY and use remote wake-up

### **Parameter**



None

#### **Include**

Driver/DrvUsb.h

## **Return Value**

None

## **Example**

/\* Enable USB, PHY and remote wakeup. \*/
\_DRVUSB\_ENABLE\_USB();

## \_DRVUSB\_DISABLE\_USB

## **Prototype**

void \_DRVUSB\_DISABLE\_U B (, id)

## **Description**

Disable USB, PHY to tstill enal, exempte wa e-

## **Parameter**

None

#### Include

Dk ver/DrvU. .h

#### Return Value

None

#### Ex mple

/\* Dis. bl. & B, PHY but still enable remote wakeup. \*/
\_DRVUSB\_DISABLE\_USB();

## \_DRVUSB\_DISABLE\_PHY

## **Prototype**

void \_DRVUSB\_DISABLE\_PHY (void)

## **Description**

Disable PHY and remote wake-up.

## **Parameter**



None

#### Include

Driver/DrvUsb.h

## **Return Value**

None

## **Example**

/\* Disable PHY and remote wakeup. \*/
\_DRVUSB\_DISABLE\_PHY();

## \_DRVUSB\_ENABLE\_SE0

## **Prototype**

void \_DRVUSB\_ENABLE\_SI (void)

## **Description**

Force USB to drive \$20 to bus. Can be used to simulate unplug event to let host re-connect to device. For more information about SEC, ple se n fer to USB standard.

## **Parameter**

one

#### Inclu

Drive OryU .h

## keturn Value

None

#### Examp

/\* Force by to be SE0 state \*/
\_DRVUSB\_ENABLE\_SE0();

## \_DRVUSB\_DISABLE\_SE0

## **Prototype**

void \_DRVUSB\_DISABLE\_SE0 (void)

## **Description**

Stop to drive SE0 to USB bus.



# **Parameter** None **Include** Driver/DrvUsb.h **Return Value** None Example /\* Stop to drive SE0 state to USB bus \*/ \_DRVUSB\_DISABLE\_SE0(); \_DRVUSB\_SET\_CFG\_EP0 **Prototype** void \_DRVUSB\_SET uint32\_t ) **Description** endpoint identity 0. Please refer to DRVUSB mition of CFGP register. Paran u32Data m Specify register to STALL the endpoint or clear ready flag. **Return Value** None **Example** /\* To STALL endpoint identity 0 \*/

## \_DRVUSB\_SET\_CFG\_EP1

\_DRVUSB\_SET\_CFG\_EP0(0x2);

Prototype



```
void _DRVUSB_SET_CFG_EP1 (
    uint32_t    u32Data
)
```

## **Description**

Stall control and clear In/out ready flag of endpoint identity 1. Pleas refer to \_DRVUSB\_SET\_CFGP() for the bit definition of CFGP register.\_

#### **Parameter**

#### u32Data [in]

Specify data in CFGP register to STALL are adpoint a clear eady flag.

## Include

Driver/DrvUsb.h

#### **Return Value**

None

## **Example**

```
/* To STALL endpoint the tity */
_DRVUSB_SET_CFG_LP1(1, 2);
```

## \_DRVUSB\_SET\_CFG\_EP2

#### **Prototy** e

#### Description

Stall control and clear In/out ready flag of endpoint identity 2. Please refer to \_DRVUSB\_SET\_CFGP() for the bit definition of CFGP register.

#### **Parameter**

#### u32Data [in]

Specify data in CFGP register to STALL the endpoint or clear ready flag.

#### Include

Driver/DrvUsb.h

## **Return Value**

None



## **Example**

```
/* To STALL endpoint identity 2 */
_DRVUSB_SET_CFG_EP2(0x2);
```

## \_DRVUSB\_SET\_CFGP3

## **Prototype**

```
void _DRVUSB_SET_CFG_EP3 (
    uint32_t    u32Data
)
```

## **Description**

Stall control and clear In/out ready flag condposed identity 3. These refer to \_DRVUSB\_SET\_CFGP() for the bit definition of CFGP registe:

#### **Parameter**

u32Data [in]

Specify data in FGF egis reto STALL the andpoint or clear ready flag.

#### Include

Driver/Dry sb.k

#### Ret rn Value

Νι e

## Example

```
/* To STALL et ap out Ventity 3 *
_DRVUSP_SL_SFG_EP3(0x2);
```

## DRVUSB\_SET\_CFGP4

#### **Prototype**

```
void _DRVUSB_SET_CFG_EP4 (
    uint32_t    u32Data
)
```

## **Description**

Stall control and clear In/out ready flag of endpoint identity 4. Please refer to \_DRVUSB\_SET\_CFGP() for the bit definition of CFGP register.

#### **Parameter**

## u32Data [in]

Specify data in CFGP register to STALL the endpoint or clear ready flag.

#### **Include**

Driver/DrvUsb.h

#### **Return Value**

None

## **Example**

```
/* To STALL endpoint identity 4 */
_DRVUSB_SET_CFG_EP4(0x2);
```

## \_DRVUSB\_SET\_CFGP5

## **Prototype**

```
void _DRVUSB_SET_CF_EA
uint32_t u32Da
```

## **Description**

all control and characteristics of endpoint identity 5. Please refer to DRVUSB\_SLT\_CFGP() for the bit de mition of CFGP register.

## Parame er

u32Data [m]

Specify data of P P register to STALL the endpoint or clear ready flag.

#### Include

Drive D.v. b.h

## **Return Value**

None


## **Example**

```
/* To STALL endpoint identity 5 */
_DRVUSB_SET_CFG_EP5(0x2);
```



## 14.7. Functions

## DrvUSB\_GetVersion



#### **Description**

)

This function is used to reset USB controller, initial the USB endpoints, interrupts, and USB driver structures. It also used to call the relative handler when the USB is attached before USB driver opened. The user must provide the materials before they can call DrvUSB\_Open, including sEpDescription, g\_sBusOps.



```
sEpDescription:
```

The structure type of sEpDescription is as follows:

```
typedef struct
{

//bit7 is directory bit, 1: input; 0: output

uint32_t u32EPAddr;

uint32_t u32MaxPacketSize;

uint8_t * u8SramBuffer;

}S_DRVUSB_EP_CTRL;
```

This structure is used to set the endpoint number, maximum packet size, and buffer of specified endpoint hardware. There are 6 endpoints hardware available in NUC100 series USB controller.

g\_sBusOps:

The structure type of g\_skusOps is as follows:

typedef struc

PFN DRVUSB CALLBACK

apfnCallback;
apCallbackArgu;

S\_DRVUSB\_EVENT\_PROCESS

It is used to install the USB ous event handler, such as follows:

```
/* bus event cart back */
S_DRYE($B_EVENT_PROCESS g_sBusOps[6] =
```

```
\[ \forall NULL, NULL\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\right\ri
```

#### **Parameter**

#### pVoid

*};* 

NULL None

Callback function If the pVoid is not NULL, it will be the callback function of USB



interrupt and it is called after DrvUSB\_PreDispatchEvent in USB interrupt handler

#### **Include**

Driver/DrvUsb.h

#### **Return Value**

E\_SUCCESS: Succeed

## Example

/\* To open USB device \*/
i32Ret = DrvUSB\_Open(0);
if(i32Ret != E\_SUCCESS)
return i32Ret;

## DrvUSB\_Close

## **Prototype**

void DrvUSB\_Close ( ... 1)

## **Description**

Close USB cor sone an disa le USB int rrupt

## Incly

river/DrvUSL b

## Return Value

None

## Example

\* To close CSR device \*/

DrvUSB (Section):

## DrvUSB\_PreDispatchEvent

#### **Prototype**

void DrvUSB\_PreDispatchEvent(void);

## **Description**

Pre-dispatch event base on EVF register.

## **Parameter**

None



#### Include

Driver/DrvUsb.h

#### **Return Value**

None

#### **Example**

```
/* To pre dispatch USB device events at IRQ handler */
USBD_IRQHandler()
{
    DrvUSB_PreDispatchEvent();
}
```

## DrvUSB\_DispatchEvent

## **Prototype**

void DrvUSB\_DispatchEvent(y

## **Description**

Dispatch misc and en point event. NALE event include a tech/detach/bus reset/bus suspend/bus resume and some Act Misc event nander is defined by g\_sBusOps[]. The user must provide a sBu Ops before using U.S. delver.

## Parameter

one

### Inclu

Driver B.h

## Return Value

None

#### Example

/\* To dispatch USB events to handle them by related callback funcitons. \*/
DrvUSB\_DispatchEvent();

## DrvUSB\_IsData0

## **Prototype**

int32\_t DrvUSB\_IsData0(uint32\_t u32EpId)

## **Description**

To check if the current DATA is DATA0. If it is false, then it should be DATA1.



#### **Parameter**

u32EpId The hardware endpoint id. The id could be  $0\sim5$ .

#### Include

Driver/DrvUSB.h

#### **Return Value**

TRUE The current data packet is DATA0 FALSE The current data packet is DATA1

#### Example

```
/* Get toggle bit of endpoint identity 2 */
if(DrvUSB_IsData0(2) )
{
    /* The toggle bit of endpoint identity 2 is DATA0 */
}
```

## DrvUSB\_GetUsbState

## **Prototype**

E\_DRVUSB\_STATE DryUSB\_GetUsbState(voi)

## **Description**

Get current USB state E\_DRVUS \_STATE. The status list as follows:

Ŋ	SB Status \	Pescription
	RVUSB_DETACHED	The USB has been detached.
	RVUSB_ATTACHED	The USB has been attached.
	RVUSB_POWERED	The USB is powered.
eD	RVUSB_DLANLA	The USB is in normal state.
√ eD	RVUSB_ARLRESS	The USB is in ADDRESS state.
	RVUSB_COMMGURED	The USB is in CONFIGURATION state.
еD	RYUSE SUSPENDED	The USB is suspended.



None

## Include

Driver/DrvUSB.h

## **Return Value**

To return the current USB state.

#### Example

/\* Get current USB state \*/
eUsbState = DrvUSB\_GetUsbState();



```
if (eUsbState == eDRVUSB_DETACHED)
{
     /* USB unplug */
}
```

## DrvUSB\_SetUsbState

#### **Prototype**

void DrvUSB\_SetUsbState(E\_DRVUSB\_STATE eUsbState)

## **Description**

To change current USB state. Please refer to DrvUSB\_GetUsbState for available states.

#### **Parameter**

eUsbState The USB state.

#### **Include**

Driver/DrvUSB.h

#### **Return Value**

None

#### **Example**

/\* Set current USB state

DrvUSB SetUsbState(eDRVUSB DETACHED);

## DrvUSB\_GetEpIdentity

## Prototype

wint32\_t Dry USB\_GetEpIdentity(uint32\_t u32EpNum, uint32\_t u32EpAttr)

## Description

To get endpoint index base on endpoint number and direction. The endpoint id is used to identify the hardware endpoint resource. The range of endpoint index could be  $0 \sim 5$ . The endpoint number is assigned by software and it could be  $0 \sim 15$  according to USB standard. Host will access the device through relative endpoint number.

### **Parameter**

u32EpNum The endpoint number  $(0 \sim 15)$ 

u32EpAttr The endpoint number attribute. It could be EP\_INPUT or EP\_OUTPUT

## Include

Driver/DrvUSB.h

## Return Value



0~5 The endpoint id of specified endpoint address.

otherwise Can't get relative endpoint id according to the input endpoint address.

#### **Example**

/\* Get the hardware endpoint identity of USB OUT endpoint 3 \*4
u32EpId = DrvUSB\_GetEpIdentity(3, EP\_OUTPUT);

## DrvUSB\_GetEpId

#### **Prototype**

uint32\_t DrvUSB\_GetEpId(uint32\_t u32EpNum)

## Description

Get endpoint index base on endpoint addre s. This argument ut 2E Num" is different from DrvUSB\_GetEPIdentity's because its argume. Edudes three ion vit (bit 7). eg: 0x81. If the bit 7 is high, it indicates this is IP\_DPUT, otherwise it's EP\_OJTPUT.

#### **Parameter**

u32EpNum The endpoint ddres with direction information at bit 7.

### Include

D Dry SB.

#### Rettern Value

The endpoint of specified endpoint address.

otherwise Can't ge relative endpoint id according to the input endpoint address.

#### Ex mple

/\* Get the inclusive endpoint identity of USB IN endpoint 4 \*/
u32EpId = DrvUSB\_GetEpIdentity(0x84);

## DrvUSB\_DataOutTrigger

## **Prototype**

int32\_t DrvUSB\_DataOutTrigger(uint32\_t u32EpNum, uint32\_t u32Size)

#### **Description**

Trigger data out ready flag by write MXPLD register. It indicates the relative endpoint buffer is ready to receive data out packet.

#### **Parameter**



u32EpNum The endpoint number  $(0\sim15)$ 

u32Size Maximum size want to receive from USB

#### **Include**

Driver/DrvUSB.h

#### Return Value

0 Succeed

Can't get relative endpoint id according to the input endpoint address.

## Example

/\* Trigger endpoint number 2 to receive OUT packet of host and the maximum packet size is 64 bytes \*/

DrvUSB\_DataOutTrigger(2, 64);

## DrvUSB\_GetOutData

## **Prototype**

uint8\_t \* DrvUSB\_GetOutData(vint32\_t u321 pl) m, uint32\_t \*u32Size)

## **Description**

This function will return the buffer politer of u32EpNum 's out USB SRAM buffer. User can use this pointer to get the data pa loan or surrent data out packet.

#### **Parameter**

u32EpNum / The endp int number  $(0\sim15)$ 

u32Size

Day size received from USB

#### Include

Driver/Dry VSL

#### Return Value

To return USB SRAM address.

## Example

/\* Get the buffer address and size of received data of endpoint number 2 \*/
pu8EpBuf = DrvUSB\_GetOutData(2, &u32Size);

## DrvUSB\_DataIn

## **Prototype**



int32\_t DrvUSB\_DataIn(uint32\_t u32EpNum, const uint8\_t \* u8Buffer, uint32\_t u32Size)

#### **Description**

Trigger ready flag for sending data after receive IN token from host, USB will send the data. if u8Buffer == NULL && u32Size == 0 then send DATA1 always else DATA0 and DATA1 by turns.

## **Parameter**

u32EpNum The endpoint number  $(0\sim15)$ 

u8Buffer The data buffer for DATA IN token

u32Size The size of data buffer

#### Include

Driver/DrvUSB.h

#### **Return Value**

Succes.

E\_DRVUSB\_SIZE\_TOO LOLG The size is larger to an maximum packet size

### **Example**

0

/\* Prepare 2 bytes day for the point number 0. W transaction. \*/

DrvUSB\_Data i(0, > 8D ta.

#### DAUSB RusResetCallback

#### ototype

void DrvUSP\_Busk\*\etCallback(void \* pVoid)

#### Description

Bus reset can der. After receiving bus reset event, this handler will be called. It will reset USB address, accept SETUP packet and initial the endpoints.

## **Parameter**

pVoid Parameter passed by g\_sBusOps[].

#### Include

Driver/DrvUSB.h

#### **Return Value**

None

#### Example

```
/* bus event call back */
S_DRVUSB_EVENT_PROCESS g_sBusOps[6] =
  {NULL, NULL},
                                                    /* attach event callback */
  {NULL, NULL},
                                                    /* detach event callback */
  {DrvUSB_BusResetCallback, &g_HID_sDevice},
                                                 /* bus reset event callback */
  {NULL, NULL},
                                                              pend event callback */
                                                    /* bus s
                                                                 event callback */
  {NULL, NULL},
  {DrvUSB_CtrlSetupAck, &g_HID_sDevice},
                                                                   back */
};
```

## DrvUSB\_InstallClassDevice

## **Prototype**

void \* DrvUSB InstallClassDevice(S DR /USB CLASS \*sL bclass)

## **Description**

Register USB class device U.P. rive

#### **Parameter**

sUsbClass USB class tructe pointer

#### Include

river/DrvUx B.h

### Retul Value

Return river pointer

#### **Example**

```
/* Register US : Cass device to USB driver. */
g_HID_Qevice: Levice = (void *)DrvUSB_InstallClassDevice(&sHidUsbClass);
```

## DrvUSB\_InstallCtrlHandler

#### **Prototype**

```
int32_t DrvUSB_InstallCtrlHandler(
    void * *device,
    S_DRVUSB_CTRL_CALLBACK_ENTRY *psCtrlCallbackEntry,
    uint32_t u32RegCnt
)
```

### **Description**



Register ctrl pipe handler including SETUP ACK , IN ACK, OUT ACK handle for Standard/Vendor/Class command.

#### **Parameter**

device USB driver device pointer.

psCtrlCallbackEntry Handler structure pointer.

u32RegCnt Handler structure size.

#### Include

Driver/DrvUSB.h

## **Return Value**

0 Success
E\_DRVUSB\_NULL\_POINTER Vull anction pointer

## **Example**

```
/* Register ctrl pipe handler. */
i32Ret = DrvUSB_Installe@Handler(gfHID_sDevice.device_g_asCtrlCallbackEntry,
sizeof(g_asCtrlCallbackEntry, \sizeof(g_asCtrlCallbackEntry));
```

## DrvUSB\_Ctr/S tup. ck

#### **Pro** type

voic QrvUSE CtrlSetup ck(voic pArgu)

#### scription

When SETUP ask in crupt happen, this function will be called. It will call SETUP handler that DrvUSB\_NXNICtrlHandler registered base on command category and command.

#### Parameter.

pArgu Parameter passed by g\_sBusOps[].

### Include

Driver/DrvUSB.h

#### **Return Value**

None

#### Example

```
{DrvUSB_BusResetCallback, &g_HID_sDevice}, /* bus reset event callback */
{NULL, NULL}, /* bus suspend event callback */
{NULL, NULL}, /* bus resume event callback */
{DrvUSB_CtrlSetupAck, &g_HID_sDevice}, /* setup event callback */
};
```

## DrvUSB\_CtrlDataInAck

## **Prototype**

void DrvUSB\_CtrlDataInAck(void \* pArgu)

#### Description

When IN ack interrupt happen, this function will be a led. It will call IN ACK handler that DrvUSB\_InstallCtrlHandler registered base on comman category and command.

#### Parameter

pArgu Parameter passed by g\_sBus Qps[].

#### **Include**

Driver/DrvUSB.h

#### **Return Value**

None

## Exap

```
DRVUSB_EV_VT_PROCESS g_vU_bC_bs[12] =
```

```
sDevice},/* ctrl pipe0 (EP address 0) In ACK callback */
                                  HID_sDevice},/* ctrl pipe0 (EP address 0) Out ACK callback */
   HID IntInCall
                             ID sDevice},/* EP address 1 In ACK callback */
                                                     /* EP address 1 Out ACK callback */
                                                     /* EP address 2 In ACK callback */
                         &g_HID_sDevice},/* EP address 2 Out ACK callback */
                                                     /* EP address 3 In ACK callback */
                                                     /* EP address 3 Out ACK callback */
                                                     /* EP address 4 In ACK callback */
                                                    /* EP address 4 Out ACK callback */
   {NULL, NULL}
   {NULL, NULL},
                                                    /* EP address 5 In ACK callback */
                                                    /* EP address 5 Out ACK callback */
  {NULL, NULL},
};
```

## DrvUSB\_CtrlDataOutAck

#### **Prototype**

void DrvUSB CtrlDataOutAck(void \* pArgu)

#### **Description**

When OUT ack interrupt happen, this function will be called. It will call OUT handler that DrvUSB\_RegisterCtrl registered base on command category and command.



### **Parameter**

pArgu Parameter passed by g\_sBusOps[].

#### **Include**

Driver/DrvUSB.h

#### **Return Value**

None

#### **Example**

```
/* USB event call back */
S_DRVUSB_EVENT_PROCESS g_sUsbOps[1
                             , &g_HID_sDevice},/* ctrl
  {DrvUSB_CtrlDataInAck
                                                         e0 (EP address 0) In ACK callback */
  {DrvUSB_CtrlDataOutAck
                                            vice},/* ctrl pi
                                                          Q (EP address 0) Out ACK callback */
                             , &g_HI]
                                               * EP address I In ACK callback */
  {HID_IntInCallback
                           , &g_HID
                                                   /* EP address_1 Out ACK callback */
  {NULL, NULL},
  {NULL, NULL},
                                                    EP addr
                                                                    ACK callback */
                                                                  Out ACK callback */
  {HID_IntOutCallback
  {NULL, NULL},
                                                                    ACK callback */
  {NULL, NULL},
                                                                  Out ACK callback */
  {NULL, NULL},
                                                                4 In ACK callback */
                                                            ress 4 Out ACK callback */
  {NULL, NULL},
  {NULL, NULL}
                                                          dress 5 In ACK callback */
                                                       address 5 Out ACK callback */
  {NULL, NULL
```

## DrvUS. CtrlDatan Default

#### **Prototy**

void DrvUSB\_Ctrl QatvInDerault(void \* pVoid)

## **Description**

N ACK of the Chandler. It is used to return ACK for next OUT token.

#### Parameter

pVoid Parameter passed by DrvUSB\_InstallCtrlHandler.

#### Include

Driver/DrvUSB.h

## **Return Value**

None

#### **Example**

```
/* If no control data IN callback installed, just use default one */
if (psEntry->pfnCtrlDataInCallback == NULL)
psEntry->pfnCtrlDataInCallback = DrvUSB_CtrlDataInDefault;
```



## DrvUSB\_CtrlDataOutDefault

## **Prototype**

void DrvUSB\_CtrlDataOutDefault(void \* pVoid)

## **Description**

OUT ACK default handler. It is used to return zero data length packet when next IN token.

## **Parameter**

pVoid Parameter passed by DrvUSB\_InstalCtrlH and.

## Include

Driver/DrvUSB.h

#### **Return Value**

None

## **Example**

```
/* If no control data OUT a dback anstaced, just use default one */
if (psEntry->pfnCtrlDataCatte Uback = NULL)
psEntry->pfnCtrlDataCatte Uback = Dr CSS CtlDataOutDefault;
```

## DrvUSB\_Rese

## **Prooftype**

vol. DrvUSE Reset(uirt)2\_u32pNum)

#### escription

Restore the specific CF Sx and CFGPx registers according the endpoint number.

#### Palmeter

u32Epr un

The endpoint number to reset

#### Include

Driver/DrvUSB.h

#### **Return Value**

None

## **Example**

/\* Reset endpoint number 2 \*/
DrvUSB\_Reset(2);



## DrvUSB\_CIrCtrlReady

## **Prototype**

void DrvUSB\_ClrCtrlReady(void)

## **Description**

Clear ctrl pipe ready flag that was set by MXPLD.

#### **Parameter**

None

#### Include

Driver/DrvUSB.h

#### **Return Value**

None

## **Example**

/\* Clear control endpoint ready flag/

DrvUSB\_ClrCtrlReady();

## DrvUSB\_CIrCtrlReadyAndTrigStal

## Prototype

void DrvUSB\_ClrCtrlRevdyx na TrgStall(void);

#### Description

Clear control pries a dy lag that was set by MXPLD and send STALL.

#### **Parameter**

None

#### Include

Driver/DrvUSB.h

#### **Return Value**

None

## Example

/\* Clear control pipe ready flag that was set by MXPLD and send STALL. \*/
DrvUSB\_ClrCtrlReadyAndTrigStall();



## DrvUSB\_GetSetupBuffer

### **Prototype**

uint32\_t DrvUSB\_GetSetupBuffer(void)

## **Description**

Get setup buffer address of USB SRAM to read the received setup packet data.

#### **Parameter**

None

#### Include

Driver/DrvUSB.h

## **Return Value**

Setup buffer address

## **Example**

/\* Get setup buffer address of USB SRAM. \*/

SetupBuffer = (uint8\_t \*)DrvUSB\_GetSetupBuffer();

## DrvUSB\_GetFreeSRAM

## Prototype

uint32\_t DryUSB\_GetFreeSRAM(v id

## Description

Get free USB SRAM suffer address after EP assign base on sEpDescription(SulvanxPacketSize in DrvUSB\_Open. User can get this for dual buffer.

## Parameter

None

#### Include

Driver/DrvUSB.h

#### **Return Value**

Free USB SRAM address

## Example

/\* Get the base address of free USB SRAM \*/

u32BaseAddr = DrvUSB\_GetFreeSRAM();



## DrvUSB\_EnableSelfPower

## **Prototype**

void DrvUSB\_EnableSelfPower(void)

## **Description**

Enable self-power attribution of USB device.

#### **Parameter**

None

#### Include

Driver/DrvUSB.h

#### **Return Value**

None

## **Example**

/\* Set a flag to note the USB device is self-power \*

DrvUSB\_EnableSelfPower()

# DrvUSB\_DisableSelfPower

## Prototype

void DrvUSB\_DisableSe (Po ve. v id)

#### Description

Disable self-police viribation of USB device.

#### **Parameter**

None

#### Include

Driver/DrvUSB.h

## **Return Value**

None

## **Example**

/\* Clear the flag to note the USB device is not self-power \*/

DrvUSB\_ DisableSelfPower ();



## DrvUSB\_IsSelfPowerEnabled

### **Prototype**

int32\_t DrvUSB\_IsSelfPowerEnabled(void)

## **Description**

Self-power is enable or disable.

#### **Parameter**

None

#### Include

Driver/DrvUSB.h

#### **Return Value**

TRUE The device is self-powered.

FALSE The device is bus rered.

## Example

```
/* Check if the USB (*** is s. lf-powif(DrvUSB_IsSelfPowerFamed),
{
    /* The USB (evic as s. lf-power */
```

## WUSB\_Enable emote (alk sup

#### ototype

void DrvUSR\_E.abl. PemoteWakeup(void)

#### Description

Enable its of wakeup attribution of USB device.

## **Parameter**

None

## Include

Driver/DrvUSB.h

#### **Return Value**

None

## **Example**

/\* Set the flag to note the USB device supports remote wakeup \*/



 $DrvUSB\_EnableRemoteWakeup();$ 

## DrvUSB\_DisableRemoteWakeup

## **Prototype**

void DrvUSB\_DisableRemoteWakeup(void)

## **Description**

Disable remote wakeup attribution.

#### **Parameter**

None

#### Include

Driver/DrvUSB.h

#### **Return Value**

None

## Example

/\* Clear the flag to note the SB socice doesn't capport remote wakeup \*/

DrvUSB\_Disa eRe ote Vak up():

## DrvUSB IsRemate Vakeup Snake

#### Prototype

int32\_t DrvUSB\_Iskyr ote WakeupEnabled (int32\_t \* pbVoid)

#### escription

Return I mate w keup is enabling or disable.

## Parameter

None

## Include

Driver/DrvUSB.h

## **Return Value**

TRUE Support remote wakeup
FALSE Not support remote wakeup

## Example

/\* Check if the USB device supports remote wakeup. \*/



```
if(DrvUSB_ IsRemoteWakeupEnabled ())
{
   /* Remote wakeup enable flag is set */
}
```

## DrvUSB\_SetMaxPower

## **Prototype**

int32\_t DrvUSB\_SetMaxPower(uint32\_t u32MaxPower)

## Description

Configure max power. The unit is 2mA. Maximum Ma. Power 0xFA (500mA), default is 0x32 (100mA)

## **Parameter**

u32MaxPower

Maximum power value

#### Include

Driver/DrvUSB.h

#### **Return Value**

0: Successfy

cons paxis um va le

#### Example

/\*. The max mum power is 15. A \*/

DryUSB SetMaxPower(75).

## rvcSB\_GetMaxRowel

#### Prototype

int32\_t Dr. JSB\_GetMaxPower(void)

## **Description**

Get current max power. The unit is in 2mA, i.e. 0x32 is 100mA.

#### **Parameter**

None

#### Include

Driver/DrvUSB.h

#### **Return Value**

Return the maximum power. (2mA unit)



## Example

/\* Get the maximum power \*/
i32Power = DrvUSB\_GetMaxPower();

## DrvUSB\_EnableUSB

## **Prototype**

void DrvUSB\_EnableUSB(S\_DRVUSB\_DEVICE\*psD\_ic

## **Description**

Enable USB, PHY and remote wakeup.

#### **Parameter**

psDevice USB driver device pointer

### Include

Driver/DrvUSB.h

#### **Return Value**

None

## Example

Enable US: PHY and remove water prunction. \*/

LyUSB En blecSB(psPevice);

# DN JSB\_DisableUSB

#### Prototype

void D.vdSL\_DisableUSB(S\_DRVUSB\_DEVICE \* psDevice)

## **Description**

Disable USB, PHY but keep remote wakeup function on.

#### **Parameter**

psDevice USB driver device pointer

## Include

Driver/DrvUSB.h

## **Return Value**

None



## Example

/\* Enable USB, PHY and remote wakeup function. \*/

DrvUSB\_DisableUSB(psDevice);

## DrvUSB\_PreDispatchWakeupEvent

## **Prototype**

void DrvUSB\_PreDispatchWakeupEvent(S\_DRVXSB\_ICVXSE \* sDe ice)

## **Description**

Pre-dispatch wakeup event. This function does nothing and reserves for further usage

#### **Parameter**

psDevice USB driver device pointer

#### Include

Driver/DrvUSB.h

#### **Return Value**

None

## Example

/A

## OrvUSB\_PreDispatch OTE ent

#### **Prototype**

void DryUSB\_& eDispatchFDTEvent(S\_DRVUSB\_DEVICE \* psDevice)

#### Description

Pre-dispatch plug-in and plug-out event

#### **Parameter**

psDevice USB driver device pointer

## Include

Driver/DrvUSB.h

#### **Return Value**

None

## Example



/\* Pre-dispatch float-detection event. \*/
DrvUSB\_PreDispatchFDTEvent(&gsUsbDevice);

## DrvUSB\_PreDispatchBusEvent

## **Prototype**

void DrvUSB\_PreDispatchBusEvent(S\_DRVUSB\_DEVICE \*psDevice)

## **Description**

Pre-dispatch BUS event

#### **Parameter**

psDevice USB driver device pointer

## Include

Driver/DrvUSB.h

#### **Return Value**

None

## **Example**

/\* Pre-dispatch bus event.

DrvUSB\_PreDispatchBusEvent(&gsUsbDevice):

## DrvUSB PreDispatchEPEvent

## Prototype

void DrvUSB\_PreDispatchEPEvent(S\_DRVUSB\_DEVICE \* psDevice)

#### Description

Pre-dispatch EP event including IN ACK/IN NAK/OUT ACK/ISO end. This function is used to recognize endpoint events and record them for further processing of DrvUSB\_DispatchEPEvent(). All EP event handlers are defined at g\_sUsbOps[].

### **Parameter**

psDevice USB driver device pointer

#### Include

Driver/DrvUSB.h

#### **Return Value**

None

## **Example**



/\* Clear USB events individually instead of in total. Otherwise, incoming USB events may be cleared mistakenly. Pre-dispatch USB event. \*/

DrvUSB\_PreDispatchEPEvent(&gsUsbDevice);

## DrvUSB\_DispatchWakeupEvent

#### **Prototype**

void DrvUSB\_DispatchWakeupEvent(S\_DRVUSB\_DEVICE) psDevice)

## **Description**

Dispatch wakeup event. This function does nothing and reserves for further usage.

#### **Parameter**

psDevice USB driver device pointer

## Include

Driver/DrvUSB.h

#### **Return Value**

None

## **Example**

N/A

## DryUSB DispatchMiscEvent

## **Prototype**

void DrvUSB\_Lisp q.th.LiscEvent(S\_DRVUSB\_DEVICE \* psDevice)

#### Description

Dispatch Mr. event. The event is set by attach/detach/bus reset/bus suspend/bus resume and setup ACK. Misc event's handler is defined at g\_sBusOps[].

### **Parameter**

psDevice USB driver device pointer

#### Include

Driver/DrvUSB.h

## **Return Value**

None

## **Example**

/\* Parsing the MISC events and call relative handles \*/



DrvUSB\_DispatchMiscEvent(&gsUsbDevice);

## DrvUSB\_DispatchEPEvent

## **Prototype**

void DrvUSB\_DispatchEPEvent(S\_DRVUSB\_DEVICE \* psDevice)

## **Description**

Dispatch EP event, the event is set by DrvUSB\_R\_Dispatch EP ive. Of cluding IN ACK/IN NAK/OUT ACK/ISO end. The EP event's harden is defined at g\_UsbOps[].

#### **Parameter**

psDevice USB driver device poi er

## Include

Driver/DrvUSB.h

#### **Return Value**

None

## **Example**

/\* Parsing the edge and events and call relative andlers \*/

VUSB\_ Depatch. The ent (&g. Usl Device)

# DrvUŞB\_Ctn.....upSetAddress

## Prototype

#### Description

Setup ACK handler for set address command.

#### **Parameter**

pVoid Parameter passed by DrvUSB\_InstallCtrlHandler

### Include

Driver/DrvUSB.h

## **Return Value**

None

### Example

/\*ctrl pipe call back.\*/



```
/*it will be call by DrvUSB_CtrlSetupAck, DrvUSB_CtrlDataInAck and DrvUSB_CtrlDataOutAck*/
/*if in ack handler and out ack handler is 0, default handler will be called */
S_DRVUSB_CTRL_CALLBACK_ENTRY g_asCtrlCallbackEntry[] =
{ //request type,command,setup ack handler, in ack handler, out ack handler, parameter
   {REQ_STANDARD, SET_ADDRESS, DrvUSB_CtrlSetupSetAddress,
   DrvUSB_CtrlDataInSetAddress, 0, &g_HID_sDevice}
};
```

## DrvUSB\_CtrlSetupClearSetFeature

## **Prototype**

void DrvUSB\_CtrlSetupClearSetFeature(void \* void)

#### **Description**

Setup ACK handler for Clear feature amand.

### **Parameter**

pVoid Parameter passed by DrvUS. Inst ICtrlHam let

#### **Include**

Driver/DrvUSB.h

#### **Return Value**

None

#### Exa

\_DRVUSB\_C RL\_CALLBACK\_EN R1 s\_asCtrlCallbackEntry[] = \text{\text{request type, con mand, setup} ck hands, in ack handler, out ack handler, parameter REQ\_STA IDARD, CLEAR\_NEA URE, DrvUSB\_CtrlSetupClearSetFeature, 0, 0, &g\_N D\_sDer be} };

## rv ISB\_CtrlSettyr GetSonfiguration

#### Prototype

void DrvcVB\_CtrlSetupGetConfiguration(void \* pVoid)

## **Description**

Setup ACK handler for Get configuration command.

## Parameter

pVoid Parameter passed by DrvUSB InstallCtrlHandler

#### **Include**

Driver/DrvUSB.h

## **Return Value**

None



```
Example
```

```
S_DRVUSB_CTRL_CALLBACK_ENTRY g_asCtrlCallbackEntry[] =
{ //request type,command,setup ack handler, in ack handler, out ack handler, parameter
    {REQ_STANDARD, GET_CONFIGURATION, DrvUSB_CtrlSetupGetConfiguration, 0, 0,
&g_HID_sDevice}
};
```

## DrvUSB\_CtrlSetupGetStatus

## **Prototype**

void DrvUSB\_CtrlSetupGetStatus(void \* pV)

### **Description**

Setup ACK handler for Get status cor man.

#### **Parameter**

pVoid Parameter passed DrvUSB\_\_\_dlCtrlHends

#### Include

Driver/DrvUSB.h

#### **Return Value**

None

#### Exa pple

DRVUSB\_CTR\_\_CALLBACK\_\_N'LED\_g\_asCtrlCallbackEntry[] = {\ \text{equest type command,sect\_acc\_hat Cler, in ack handler,out ack handler, parameter \ \text{k FO\_STA\_DARD, GRT\_STATES, DrvUSB\_CtrlSetupGetStatus, 0, 0, &g\_HID\_sDevice} \};

## DIVUSE\_Ctr[Setax GetInterface

#### Prototype

void DrvUSB\_CtrlSetupGetInterface(void \* pVoid)

## **Description**

Setup ACK handler for Get interface command.

## **Parameter**

pVoid Parameter passed by DrvUSB\_InstallCtrlHandler

#### Include

Driver/DrvUSB.h

#### **Return Value**



None

#### **Example**

```
S_DRVUSB_CTRL_CALLBACK_ENTRY g_asCtrlCallbackEntry[] =
{ //request type,command,setup ack handler, in ack handler, out ack handler, parameter
{REQ_STANDARD, GET_INTERFACE, DrvUSB_CtrlSetupGetInterface, 0, 0, &g_HID_sDevice}};
```

## DrvUSB\_CtrlSetupSetInterface

### **Prototype**

void DrvUSB\_CtrlSetupSetInterface(void \* pVoid)

## **Description**

Setup ACK handler for Set interface comments

#### **Parameter**

pVoid Parameter passe by F vUSB\_InstallCtrl land or

#### Include

Driver/DrvUSB.h

#### **Return Value**

#### Example

```
S_RVUSB_0 TRL_CALLGACK_ENTRY g_asCtrlCallbackEntry[] =
{ //rec_st type_command,sec.p acc_handler, in ack handler,out ack handler, parameter
    {REQ_s_ANDARD_SET_NTERFACE, DrvUSB_CtrlSetupSetInterface, 0, 0, &g_HID_sDevice}};
```

## Dry JSB\_Ctr/squpSetConfiguration

## **Prototype**

void DrvUSB\_CtrlSetupSetConfiguration(void \* pVoid)

## **Description**

Setup ACK handler for Set configuration command.

#### **Parameter**

pVoid Parameter passed by DrvUSB\_InstallCtrlHandler

#### Include

Driver/DrvUSB.h



#### **Return Value**

None

#### **Example**

```
S_DRVUSB_CTRL_CALLBACK_ENTRY g_asCtrlCallbackEntry[] =
{ //request type,command,setup ack handler, in ack handler, out ack handler, parameter
    {REQ_STANDARD, SET_CONFIGURATION, DrvUSB_CtrlSetupS Configuration, 0, 0,
&g_HID_sDevice}
};
```

## DrvUSB\_CtrlDataInSetAddress

### **Prototype**

void DrvUSB\_CtrlDataInSetAddress foid pVoid)

## **Description**

Setup ACK handler for Set address command

#### **Parameter**

pVoid Parame A asse by L. JSB\_InstallCth. I adde

#### Include

Driver/Dry SI h

#### Ret rn Value

ne

## Example

S\_DRVUSB\_CTRL\_CA.LBACK\_ENTRY g\_asCtrlCallbackEntry[] = { //request type,co.cuato \_stup ack handler, in ack handler,out ack handler, parameter {REQ\_STAND\_RE\_SET\_ADDRESS, DrvUSB\_CtrlSetupSetAddress, DrvUSB\_CA.Da.a. SetAddress, 0, &g\_HID\_sDevice}

## DrvUSB\_memcpy

#### **Prototype**

void DrvUSB\_memcpy(uint8\_t \*pi8Dest, uint8\_t \*pi8Src, uint32\_t u32Size)

## **Description**

The USB buffer is recommended to be byte access thus this function is implemented by byte access.

## **Parameter**

pi8Dest: Destination pointer



pi8Src: Source pointer

u32Size: Data size. The unit is byte.

## Include

Driver/DrvUSB.h

## **Return Value**

None

## Example

/\* Copy 64 bytes data from USB SRAM to SRAM \*/
DrvUSB\_memcpy(0x20000800, 0x40060100, 64),



# 15. PDMA Driver

# 15.1. PDMA Introduction

The NuMicro<sup>TM</sup> NUC100 series contains a peripheral direct memory access (PDMA) controller that transfers data to and from memory or transfer data to and from Peripherals Advanced Peripheral Bus (APB). The PDMA has up to nine channels of DMA (Peripheral-to-Memory or Memory-to-Peripheral or Memory-to-Memory). For each PDMA channel (PDMA CH0~CH8), there is one word buffer to do transfer buffer between the Peripherals APB IP and Memory.

Software can stop the PDMA operation by disable PDMA PDMACEN. The CPU can recognize the completion of a PDMA operation by software polling or when it receives an internal PDMA interrupt. The PDMA controller can increment source or destination address and fixed them as well.

# 15.2. PDMA Feature

The PDMA includes following features.

- Advanced Microcontroller Bus Architecture Advanced High-performance Bus (AMBA AHB) master/slave interface compatible, for data transfer and register read/write.
- < PDMA support 32-bit source and destination addressing range address increment and fixed.
- Up to 9 channels of DMA Please refer to NuMicro NUC100 Series Products Selection Guide of Appendix to know the number of DMA channel.

# 15.3. Constant Definition

onstant Name Value		Description
CHANNEL_OFFSET	0x100	PDMA channel register offset

# 15.4. Type Definition

# E DRVPDMA CHANNEL INDEX

Enumeration identifier	Value	Description
eDRVPDMA_CHANNEL_0	0	PDMA channel 0



eDRVPDMA_CHANNEL_1	1	PDMA channel 1
eDRVPDMA_CHANNEL_2	2	PDMA channel 2
eDRVPDMA_CHANNEL_3	3	PDMA channel 3
eDRVPDMA_CHANNEL_4	4	PDMA channel 4
eDRVPDMA_CHANNEL_5	5	PDMA channel 5
eDRVPDMA_CHANNEL_6	6	PDMA channel 6
eDRVPDMA_CHANNEL_7	7	PDMA channel 7
eDRVPDMA_CHANNEL_8	8	PDMA channel 8

# E\_DRVPDMA\_DIRECTION\_SELECT

Enumeration identifier	Value	Description
eDRVPDMA_DIRECTION_INCREMENTED	10 / -	Source/Destination Address Direction is incremented.
eDRVPDMA_DIRECTION_FIXED	2	Source/Destination Address Direction is fixed.

# E\_DRVPDMA\_TRANSFER\_WIDTH

Enumeration identifier	Value	Description
eDRVPDMA_WIDTH_32BITS	0	One word is transferred for every PDMA operation in IR-to-Memory/Memory-to-IP mode.
eDRVPDMA_WIDTH_8BITS	1)	One byte is transferred for every PDMA operation in IP-to-Memory Memory-to-IP mode.
eDRVPDMA_WIDTH_16B(T\$	2	Half word is transferred for every PDMA operation in IP-to-Memory/Memory-to-IP mode.

# E\_DRVPDMA\_INT\_ENABLE

Enumeration identifier	Value	Description
eDRVPDMA_TABORT		Target abort interrupt/flag
eDRVPDMA_BLKD	12/1/1	Transferred done interrupt/flag

# E\_DRVPDMA\_APB\_DEVICE

Enumeration identifier	Value	Description
eDRVPDMA_SPI0	0	PDMA source/destination APB device is SPI0
eDRVPDMA_SPI1	1	PDMA source/destination APB device is SPI1
eDRVPDMA_SPI2	2	PDMA source/destination APB device is SPI2
eDRVPDMA_SPI3	3	PDMA source/destination APB device is SPI3
eDRVPDMA_UART0	4	PDMA source/destination APB device is UART0
eDRVPDMA_UART1	5	PDMA source/destination APB device is UART1
eDRVPDMA_ADC	7	PDMA source/destination APB device is ADC
eDRVPDMA_I2S	8	PDMA source/destination APB device is I2S



# E\_DRVPDMA\_APB\_RW

Enumeration identifier	Value	Description
eDRVPDMA_READ_APB	0	Read data from APB device to memory
eDRVPDMA_WRITE_APB	1	Write data from memory to APB device

# $E\_DRVPDMA\_MODE$

Enumeration identifier	Value	Description •
eDRVPDMA_MODE_MEM2MEM	0	PDMA mode is Memory to Memory
eDRVPDMA_MODE_APB2MEM	1	PDMA mode is AB de ce-to Me. y
eDRVPDMA_MODE_MEM2APB	2	PDMA mode, 3 Mc mory-to NPB device

# 15.5. Functions

# DrvPDMA\_Init

# **Prototype**

void

DrvPDMA\_In: (voi

#### Des anno

he function is a ed to enable AAR XPMA engine clock.

# Parame

None

# nclude

Driver/Dry DNA.h

#### Return Valu

None

# Example

/\* Enable AHB PDMA engine clock \*/

DrvPDMA\_Init();

# DrvPDMA\_Close

# **Prototype**

void DrvPDMA\_Close (void);



# Description

The function is used to disable all PDMA channel clock and AHB PDMA clock

#### **Parameter**

None

#### Include

Driver/DrvPDMA.h

#### **Return Value**

None

#### **Example**

/\* Disable all PDMA channel clock and AFB PDMA clock \*/
DrvPDMA\_Close();

# DrvPDMA\_CHEnableTrapsfe

#### **Prototype**

int32\_t

DrvPDMA\_CI anal II usf f

E\_DR PD. X\_CHANNEL\_INLEX & Channel

#### **Description**

The function is used to enable PDMA specified channel and enable specified channel data read or write transfer.

# arameter

eChannel [in]

Specify CDRVPDMA\_CHANNEL\_0~8

#### Include

Driver/DrvPDMA.h

#### **Return Value**

E\_SUCCESS: Success.

E\_DRVPDMA\_ERR\_PORT\_INVALID: Invalid port number

#### **Example**

/\* Enable PDMA channel0 and enable channel0 data read/write transfer \*/

DrvPDMA\_CHEnableTransfer(eDRVPDMA\_CHANNEL\_0);



# DrvPDMA\_CHSoftwareReset

DrvPDMA\_Open(

);

STR\_PDMA\_T \*sParam

```
Prototype
        int32_t
        DrvPDMA_CHSoftwareReset(
            E_DRVPDMA_CHANNEL_INDEX eChannel
        );
     Description
        The function is used to do software reset specif
     Parameter
        eChannel [in]
            Specify eDRVPDMA_CH
     Include
        Driver/DrvPDMA.h
     Return Value
        E_SUCCESS: Succ
        E_DRVPDMA
                                            hel internal state machine and pointers. The contents
           ontrol re
     Example
                              channel0 and get returned value */
                            SoftwareReset;
                          wareReset =
                      OSoftwareReset(eDRVPDMA_CHANNEL_0);
DrvPDMA_Open
     Prototype
     int32_t
```

E\_DRVPDMA\_CHANNEL\_INDEX sChannel,



## **Description**

The function configures PDMA setting

#### **Parameter**

#### eChannel [in]

Specify eDRVPDMA\_CHANNEL\_0~8

#### sParam [in]

The struct parameter to configure PDMA,

It includes

sSrcCtrl.u32Addr: Source Address.(2.48. be word lignment)

sSrcCtrl.eAddrDirection: Source Address Direction

eDRVPDMA\_DIRECTION\_IN\_REMENTED. Yource address direction is incremented

eDRVPDMA\_DIRECTION\_\_\_\_\_\_\_. Source address direction is fixed

sDestCtrl.u32Addr: Destination Advess.(First be word alignment)

sDestCtrl.eAddrDirecton: Destination Address Direction. It could be eDRVPDMA\_DIRECTION\_FIXED.

eDRVPDM/ DIRECTIC ACREMENT De Destination address direction is incremented

eDRVPDM 1\_DRYCTION\_FIXEL Vestination address direction is fixed

w8Tran Wide P siph ral Transfer Wideh. This field is meaningful only when the operation tode setting a e A B to memory or memory to APB. It could be DRVPD AA WDTH\_8BITS / eDRVPDMA\_WIDTH\_16BITS / eDRVFDMA\_WIDTH\_32BITS.

eD\_VPDMA\_WD.H\_82ITS: One byte (8 bits) is transferred for every PDMA operation.

PP VPDMA\_WDTN\_16BITS: One half-word (16 bits) is transferred for every PDMA operation.

eDR PA A\_VIDTH\_32BITS: One word (32 bits) is transferred for every PDMA operation.

u& Year: peration Mode

RVPDMA\_MODE\_MEM2MEM: Memory to memory mode.

RVPDMA\_MODE\_APB2MEM: APB to memory mode.

eDRVPDMA\_MODE\_MEM2APB: memory to APB mode.

i32ByteCnt: PDMA Transfer Byte Count

#### Include

Driver/DrvPDMA.h

#### **Return Value**

E\_SUCCESS: Success

E\_DRVPDMA\_ERR\_PORT\_INVALID: Invalid port number

#### **Example**

/\*\_\_\_\_\_\_\*/



```
/* Set PDMA channel1 to UART1 TX----- */
/* Set PDMA transfer done callback function and trigger PDMA function. */
/*____*/
/* PDMA Setting */
UARTPort = UART1_BASE;
DrvPDMA SetCHForAPBDevice(eDRVPDMA CHANNEL 1,eDRVPDMA UART1,eDR
VPDMA_WRITE_APB);
/* CH1 TX Setting */
sPDMA.sSrcCtrl.u32Addr = (uint32 t)SrcArray;
sPDMA.sDestCtrl.u32Addr = UARTPort;
sPDMA.u8TransWidth = eDRVPDMA_WIDTH_8BI7
sPDMA.u8Mode = eDRVPDMA MODE MEM2
sPDMA.sSrcCtrl.eAddrDirection = eDRVPD
                                    DIRE
sPDMA.sDestCtrl.eAddrDirection = eDRVP_MA
sPDMA.i32ByteCnt = UART TEST LENGTH;
DrvPDMA_Open(eDRVPDMA_CHANNEL_1,&sPD
/* Enable INT */
DrvPDMA_EnableInt(eDRVPDMA_CHA
                                                 BLKD);
/* Install Callback function */
DrvPDMA_InstallCallBack(eI
                                                 MA_BLKD,(PFN_DRV
PDMA CALLBACK));
/* Enable UART PDMA
DrvPDMA_CHEnab
```

# DrvPDMA\_Clearle (Fig.)

#### Prof

oid

Di PDMA\_C earIntFlag

E DMA CHANNEL INDEX eChannel.

E\_DRVPDMA\_NT\_FLAG eIntFlag

#### • . ..

The function is used to clear interrupt status for specified channel.

#### **Parameter**

#### eChannel [in]

Specify eDRVPDMA CHANNEL 0~8

eIntFlag [in] Interrupt source:

eDRVPDMA\_TABORT: Read/Write Target Abort

eDRVPDMA BLKD: Block Transfer Done

#### **Include**

Driver/DrvPDMA.h

#### **Return Value**

None

#### **Example**

```
/* Clear channel0 block transfer done interrupt flag. */
```

DrvPDMA\_ClearIntFlag(eDRVPDMA\_CHANNEL\_0, eDRVPDMA\_BLKD\_FLAG);

/\* Clear channel1 read/write target abort interrupt flag \*

# DrvPDMA\_PollInt

#### **Prototype**

```
int32_t
```

DrvPDMA\_PollInt(

E\_DRVPDMA\_INT

);

#### **Description**

The function is see to colling channe internal status

# Par meter

#### e hannel [i

cify DRVPDMA\_CHANNEL\_0~8

eIntFlag [in] Intte supt source

eDRVPDMA\_TABORT: Read/Write Target Abort

eDRVPDM\_LKD: Block Transfer Done

#### Include

Driver/DrvPDMA.h

# **Return Value**

True: Interrupt status is set.

False: Interrupt status is clear.

## Example

/\* Get Channel 5 transfer done interrupt status \*/

int32\_t i32Channel5TransferDone;

/\* Enable INT \*/



```
DrvPDMA EnableInt(eDRVPDMA CHANNEL 5, eDRVPDMA BLKD);
        /* Check channel5 transfer done interrupt flag */
        if(DrvPDMA_PollInt(eDRVPDMA_CHANNEL_5, eDRVPDMA_BLKD_FLAG)==TRUE)
          printf("Channel5 block transfer done interrupt flag is set!!\n")
        else
          printf("Channel5 block transfer done interrupt flag is
DrvPDMA_SetAPBTransferWidth
     Prototype
        int32_t
        DrvPDMA_SetAPBTransferWidth(
            E_DRVPDMA_CHANN
            E DRVPDMA
        );
     Description
        The functi
                                                    specified channel.
         meter
                                 _32BITS: One word (32 bits) is transferred for every PDMA operation.
                           VIDTH_8BITS: One byte (8 bits) is transferred for every PDMA operation.
                          WIDTH_16BITS: One half-word (16 bits) is transferred for every PDMA operation.
     Include
        Driver/DrvPDMA.h
     Return Value
        E_SUCCESS: Success
        E_DRVPDMA_ERR_PORT_INVALID: invalid port number
     Note
        This function is meaningful only when PDMA mode select is APB-to-Memory or
        Memory-to-APB mode.
     Example
```



/\* Set chaneel 7 peripheral bus width to 8 bits.\*/

DrvPDMA\_SetAPBTransferWidth(eDRVPDMA\_CHANNEL\_7, eDRVPDMA\_WIDTH\_8BITS)

# DrvPDMA\_SetCHForAPBDevice

```
Prototype
   int32_t
   DrvPDMA_SetCHForAPBDevice(
       E_DRVPDMA_CHANNEL_INDEX eChar
       E_DRVPDMA_APB_DEVICE
       E_DRVPDMA_APB_RW
   );
Description
   The function is used to select PDMA cha
Parameter
   eChannel [in]
       Specify eDR
   eDevice [in]
       Char
                                        ART0~1, eDRVPDMA_ADC,
                                 a direction
                           APB: PDMA transfer data from memory to specified APB.
       eDRVI
                          APB: PDMA transfer data from specified APB to memory.
Return Value
   E_SUCCESS: Success
   E_DRVPDMA_ERR_PORT_INVALID: Invalid port
   E_DRVPDMA_FALSE_INPUT: Invalid APB device
Example
   /*Set PDMA channel1 to UART1 TX port*/
```

 $\label{lem:channel_1} DrvPDMA\_SetCHForAPBDevice (eDRVPDMA\_CHANNEL\_1, eDRVPDMA\_UART1, eDRVPDMA\_WRITE\_APB);$ 

/\*Set PDMA channel0 to SPI0 RX port\*/



 $\label{lem:channel_operation} DrvPDMA\_SetCHForAPBDevice (eDRVPDMA\_CHANNEL\_0, eDRVPDMA\_SPI0, eDRVPDMA\_READ\_APB);$ 

# DrvPDMA\_SetSourceAddress

```
Prototype
        int32_t
        DrvPDMA_SetSourceAddress(
            E_DRVPDMA_CHANNEL_INDEX eChannel,
            uint32_t u32SourceAddr
        );
    Description
        The function is used to set source add
                                                   ified channe
     Parameter
        eChannel [in]
            Specify eDRVPDN
        u32SourceAddress
            Source a
     Inclu<u>de</u>
          river/DrvF
            Value
                                _INVALID: Invalid port number
                        ource address to specified address.*/
        DrvPDMA_SetSourceAddress (eDRVPDMA_CHANNEL_0, 0x20001000);
DrvPDMA SetDestAddress
    Prototype
        int32_t
        DrvPDMA_SetDestAddress(
            E_DRVPDMA_CHANNEL_INDEX eChannel,
            uint32 t u32DestAddr
        );
```

**Description** 



The function is used to set destination address for specified channel.

#### **Parameter**

#### eChannel [in]

Specify eDRVPDMA\_CHANNEL\_0~8

#### u32DestAddress [in]

Destination address

#### **Include**

Driver/DrvPDMA.h

#### **Return Value**

E\_SUCCESS: Success

E\_DRVPDMA\_ERR\_PORT\_INVAL.Q: It relid port number

#### **Example**

/\* Set channel 0 destination ad ress specified address \*/

DrvPDMA\_SetDestAddr (eL\_VPD\_IA\_CHAN\_IEL\_), Cx20001200);

# DrvPDMA\_DisableInt

# **Prototype**

62

rvPDMA\_Pisa leInt

E\_DRV DMA\_CH\_NNEL\_NDEX eChannel,

E DKYPDMA NT EXABLE eIntSource

);

#### De sription

The factor is used to disable interrupt for specified channel.

#### **Parameter**

eChannel [in]

Specify eDRVPDMA\_CHANNEL\_0~8

eIntSource [in]: Interrupt source

eDRVPDMA\_TABORT: Read/Write Target Abort

eDRVPDMA\_BLKD: Block Transfer Done

#### Include

Driver/DrvPDMA.h

#### **Return Value**

```
E SUCCESS: Success
       E_DRVPDMA_ERR_PORT_INVALID: invalid port number
    Example
       /*Disable channel3 read/write target abort interrupt*/
       DrvPDMA_DisableInt(eDRVPDMA_CHANNEL_3, eDRVPDMA
                                                               TABORT);
DrvPDMA_EnableInt
    Prototype
       int32_t
       DrvPDMA EnableInt(
           E_DRVPDMA_CHANNEL_IN
                                            Channel,
           E_DRVPDMA_INT_ENABLE e
       );
    Description
       The function is used
    Parameter
       eChannel
                                       rite Target Abort
                                  k Transfer Done
    ınclude
       E_SUCCESS: Success
       E_DRVPDMA_ERR_PORT_INVALID: invalid port number
    Example
       /*Enable channel0 block transfer done interrupt.*/
       DrvPDMA_EnableInt(eDRVPDMA_CHANNEL_0, eDRVPDMA_BLKD);
DrvPDMA_GetAPBTransferWidth
    Prototype
       int32_t
```

DrvPDMA\_GetAPBTransferWidth(



## E\_DRVPDMA\_CHANNEL\_INDEX eChannel);

#### **Description**

The function is used to get peripheral transfer width from specified channel.

#### **Parameter**

#### eChannel [in]

Specify eDRVPDMA\_CHANNEL\_0~8

#### **Include**

Driver/DrvPDMA.h

#### **Return Value**

- 0: One word (32 bits) is transferred for every PDMA operation.
- 1: One byte (8 bits) is transferred for example 1: One byte (8 bits) is transferred for example 2.
- 2: One half-word (16 bits) is transferred for very DMA or ration.
- E\_DRVPDMA\_ERR\_PQRT\_I (VA D: invalid port number

#### Note

This function is mean ngfunnly an PDMA mode selection is APB-to-Memory Memory to PB mode.

#### Example

Get periphe al trans... width from Aran el3\*/

i 32 t i32C ann 3APBTran fer Vidus

i32C annel3\_PBTransfe.Width = DrvPDMA\_GetAPBTransferWidth(eDRVPDMA\_CHANNEL\_3);

# DMA GetCHE ARDevice

#### Prototype 1

Int32\_

DrvPDMA\_GetCHForAPBDevice(

E\_DRVPDMA\_APB\_DEVICE eDevice,

E\_DRVPDMA\_APB\_RW eRWAPB

## **Description**

);

The function is used to get PDMA channel for specified APB device

#### **Parameter**

#### eDevice [in]

Channel for APB device. It includes of



```
eDRVPDMA SPI0~3,eDRVPDMA UART0~1, eDRVPDMA ADC,
            eDRVPDMA_I2S
       eRWAPB [in]: Specify APB direction
            eDRVPDMA_READ_APB: APB to memory
            eDRVPDMA_WRITE_APB: memory to APB
    Include
       Driver/DrvPDMA.h
     Return Value
       0: channel 0
        1: channel 1
       2: channel 2
       3: channel 3
        4: channel 4
       5: channel 5
        6: channel 6
        7: channel 7
        8: channel 8
                                    any channel, the default return value will be 15(0xF).
       ample
                              channel*/
                          14APBDevice;
                     APBDevice = DrvPDMA_GetCHForAPBDevice(eDRVPDMA_UART0,
        eDRVPDMA_READ_APB);
DrvPDMA_GetCurrentDestAddr
     Prototype
        uint32_t
       DrvPDMA_GetCurrentDestAddr(
            E_DRVPDMA_CHANNEL_INDEX eChannel
       );
```

V1.05.001

The function is used to get current destination address from specified channel.

**Description** 



#### **Parameter**

#### eChannel [in]

Specify eDRVPDMA\_CHANNEL\_0~8

#### Include

Driver/DrvPDMA.h

#### **Return Value**

Current destination address

#### Note

Current destination address indicates the destination address where the PDMA transfer is just occurring.

#### **Example**

/\*Get Channel5 current destination addres. \*/

uint32\_t u32Channel5CurDest\_au\_

u32Channel5CurDestAdo. D. P. MA GetCurren Dest. dd (eDRVPDMA\_CHANNEL\_5);

# DrvPDMA\_GetCurren\_Gov reAmir

#### **Prototype**

rvPDMA Ge SurrentSourceAldr

E\_DRV: DMA\_CH\_ANE\_\_NDEX eChannel

# Description

The function is and to get current source address from specified channel.

#### Paramete:

eChannel [m]

Specify eDRVPDMA\_CHANNEL\_0~8

#### Include

Driver/DrvPDMA.h

#### **Return Value**

Current source address register indicates the source address where the PDMA transfer is just occurring.

# Example

/\*Get channel7 current source address.\*/



```
uint32_t u32Channel7CurrentSourceAddress;
u32Channel7CurrentSourceAddress =
DrvPDMA_GetCurrentSourceAddr(eDRVPDMA_CHANNEL_7);
```

# DrvPDMA\_GetRemainTransferCount

#### **Prototype**

uint32\_t
DrvPDMA\_GetRemainTransferCount(

E\_DRVPDMA\_CHANNEL\_INDEX eQ

# );

# **Description**

The function is used to get current remained to count of specified channel.

#### **Parameter**

#### eChannel [in]

Specify eDRVPDMA\_YHA NEL 1)~8

#### Include

Driver/DrvPDI A.h.

#### Retu

urrent remain d byte count

#### Note

If user set transfer byte to 64 bytes, the current byte count will be 64bytes in the beginning of transfer. After PDM actual served 4 bytes to memory, user can issue this API and will get current remained byte count value which is 60 bytes.

#### Example

Get Chargelo Current remained byte count

uint32\_t u32CurrentRemainedByteCount;

u32CurrentRemainedByteCount =

DrvPDMA\_GetRemainTransferCount(eDRVPDMA\_CHANNEL\_0);

# DrvPDMA\_GetInternalBufPointer

# **Prototype**

uint32\_t

DrvPDMA\_GetInternalBufPointer(

E\_DRVPDMA\_CHANNEL\_INDEX eChannel

);



#### **Description**

The function is used to get internal buffer pointer for specified channel

#### **Parameter**

#### eChannel [in]

Specify eDRVPDMA\_CHANNEL\_0~8

#### **Include**

Driver/DrvPDMA.h

#### **Return Value**

```
E_DRVPDMA_ERR_PORT_INVALID: invalid po
```

0x01 : internal pointer point to byte1( byte remained). PDMA buffer)

0x03: internal pointer point to byte2(log by e-remained in PDMA buffer)

0x07: internal pointer point to byte3(three tyte regained in IDMA buffer)

0x0F: internal pointer point to the There is no more dual engined in PDMA buffer)

#### **Example**

/\*Get channel0 intered but fer out a point to know how many bytes remained in PDMA shared buffer and print the interpolation of the values.\*/

```
uia 22 t u 32Pa maSharedBufferPatt
uit 8_t au8EF ectiveShare #Pun'erData[4];
ui32Pat Jan halbufferPoint = DrvPDMA_GetInternalBufPointer(eDRVPDMA_CHANNEL_0)
if(u32PdmaInternal sufferPoint = 0x01)
{
    printf(*Peorise the Pdma Internal bufer point is 0x01 which indicates that there is only one byte dia simalned in PDMA buffer!**)
    u32PdmaSharedBufferData = DrvPDMA_GetSharedBufData(eDRVPDMA_CHANNEL_0);
    au8EffectiveSharedBufferData [0] = (uint8_t)(u32PdmaSharedBufferData &0x000000FF);
    printf(*PDMA Shared buffer data is %x\n**, au8EffectiveSharedBufferData [0]);
    }
else if(u32PdmaInternalBufferPoint==0x03)
{
    printf(*Because the Pdma Internal bufer point is 0x03 which indicates that there is two bytes data remained in PDMA buffer!**)
    u32PdmaSharedBufferData = DrvPDMA_GetSharedBufData(eDRVPDMA_CHANNEL_0);
    au8EffectiveSharedBufferData = DrvPDMA_GetSharedBufferData&0x0000000FF);
```

au8EffectiveSharedBufferData [1] = (uint8\_t)(u32PdmaSharedBufferData&0x0000FF00);



```
printf(''PDMA Shared buffer data are %x and %x\n'', au8EffectiveSharedBufferData [0],
       au8EffectiveSharedBufferData [1]);
else if(u32PdmaInternalBufferPoint==0x07)
       printf("Because the Pdma Internal bufer point is 0x07 which indicated buffire point is 0x07 which indicate
                                                                                                                                                                                                                                   es that there is three bytes
       data remained in PDMA buffer!")
        u32PdmaSharedBufferData = DrvPDMA_GetSharedBufDat
                                                                                                                                                                                                                                                                 _CHANNEL_0);
        au8EffectiveSharedBufferData [0] = (uint8_t)
                                                                                                                                                                                                                                                ata&0x000000FF);
        au8EffectiveSharedBufferData [1] = (uint
                                                                                                                                                                                                                              fferData&0x0000FF00);
        au8EffectiveSharedBufferData [2] = (uint8_t)(u32h
                                                                                                                                                                                       maShar BufferData&0x00FF0000);
       printf("PDMA Shared buffer data
                                                                                                                                                                                                au8EffectiveSharedBufferData[0],
                                                                                                                                                   %x and%x\n
                                                                                                                                                             tiveSharedBufferData [2]);
        au8EffectiveSharedBufferData [1]
else if(u32PdmaInternalBuffer
        printf("Because th
                                                                                                                                                                                                   hich indicates that there is no data in
       PDMA buffer!
```

# DrvPDI \_\_\_etchare By Data

## Prot type

uint32 t

DrvPDMA\_GetShare B vin tal

E\_DRVNDM\_CHANNEL\_INDEX eChannel,

#### **Description**

The function is used to get shared buffer content from specified channel.

#### **Parameter**

#### eChannel [in]

Specify eDRVPDMA\_CHANNEL\_0~8

#### Include

Driver/DrvPDMA.h

#### **Return Value**



Shared buffer data

#### Example

Please refer to DrvPDMA\_GetInternalBufPointer() example.

# DrvPDMA\_GetTransferLength Prototype

int32\_t

DrvPDMA\_GetTransferLength(

E\_DRVPDMA\_CHANNEL\_INDEX eChannel,

uint32\_t\* pu32TransferLength

);

## **Description**

The function is used to gette annuatrans er length seeting. The unit of \* pu32TransferLength is byte.

#### **Parameter**

eChannel [ ]

Specify DRV NA\_CHAINAL

32Transf vrL. 1gth [in]

The data pointer to vive transfer length

#### lude

Driver/DrvPDMA.h

#### Return Value

E\_SUCCESS. Success

# Example

/\* Get the transfer byte count setting of channel0.\*/

uint32\_t u32GetTransferByteCountSetting;

 $DrvPDMA\_GetTransferLength (eDRVPDMA\_CHANNEL\_0,$ 

&u32GetTransferByteCountSetting);

# DrvPDMA\_GetSourceAddress

#### **Prototype**

 $uint32\_t$ 



```
DrvPDMA_GetSourceAddress (
    E_DRVPDMA_CHANNEL_INDEX eChannel,
)
Description
   The function is used to get source address for specified channel
Parameter
   eChannel [in]
       Specify eDRVPDMA_CHANNEI
Include
   Driver/DrvPDMA.h
Return Value
   Source address
Example
   /* Get the source ad
                                              ddress(eDRVPDMA_CHANNEL_0);
                    HANNEL_INDEX eChannel,
Description
   The function is used to get destination address for specified channel.
Parameter
   eChannel [in]
       Specify eDRVPDMA_CHANNEL_0~8
Include
   Driver/DrvPDMA.h
Return Value
```



Destination address

```
Example
```

```
/* Get the destination address of channel0 */
uint32_t u32GetDestAddress;
u32GetDestAddress = DrvPDMA_GetDestAddress(eDRVPDMA_WHANNEL_0);
```

# DrvPDMA\_InstallCallBack

# **Prototype**

 $int32\_t$ 

DrvPDMA\_InstallCallBack(

E\_DRVPDMA\_INT\_ENABLE IntSource,

PFN\_DRVPDMA\_CAL ACY of no. lback

);

# **Description**

The function is a date of stall call back function for specified channel and interrupt source.

#### Par meter

eCannel [in

Sp. cDRVPDMA\_CHANNEL\_0~8

eIntSource [in]. In Proof source

eDRVPLVA\_TABORT: read/write target abort

eDRVPDM\_BLKD: block transfer done

pfncallback [m

The callback function pointer

#### Include

Driver/DrvPDMA.h

#### **Return Value**

E\_SUCCESS: Success

# Example

Please refer to DrvPDMA\_Open() sample code.



# DrvPDMA\_IsCHBusy

int32\_t

```
Prototype
    int32_t
    DrvPDMA_IsCHBusy(
          E_DRVPDMA_CHANNEL_INDEX eChannel
    );
    Description
        The function is used to Get Channel Enable/Disable
     Parameter
        eChannel [in]
            Specify eDRVPDMA_CHA
     Include
        Driver/DrvPDMA.h
     Return Value
        TRUE: The
                                            nvalid port number
                          us = if(DrvPDMA_IsCHBusy(eDRVPDMA_CHANNEL_0);
                       sStatus== TRUE)
        printf("Channel0 bus is busy!!\n");
        else if(i32Channel0BusStatus== FALSE)
        printf("Channel0 bus is not busy!!\n");
        else if(i32Channel0BusStatus== E_DRVPDMA_ERR_PORT_INVALID)
        printf("invalid port!!\n");
DrvPDMA_IsIntEnabled
     Prototype
```

```
DrvPDMA IsIntEnabled(
         E_DRVPDMA_CHANNEL_INDEX eChannel,
         E_DRVPDMA_INT_ENABLE eIntSource
     );
     Description
        The function is used to check if the specified interrupt sou
                                                                            cified channel.
     Parameter
        eChannel [in]
            Specify eDRVPDMA_CHANNEL_0~8
        eIntSource [in]
            Interrupt source:
                            eDRVPDMA
     Include
        Driver/DrvPDMA.h
     Return Value
        TRUE: The sp
                                                   d channel is disable.
     Inc
                                 IsIntEnabled(eDRVPDMA_CHANNEL_0, eDRVPDMA_BLKD)
                           TRUE)
                     10 Block transfer Done interrupt is enable!\n");
        else if(i32IsIntEnable == FALSE)
        printf("Channel0 Block transfer Done interrupt is disable!\n");
DrvPDMA_GetVersion
```

#### **Prototype**

 $int32\_t$ 

DrvPDMA\_GetVersion (void);

#### **Description**

Return the current version number of driver.



#### Include

Driver/DrvPDMA.h

#### **Return Value**

PDMA driver current version number:

31:24	23:16	15:8	7:0
00000000	MAJOR_NUM	MINOR_NUM	BUILD_NUM

# Example

/\* Get PDMA driver current version number \*/

int32\_t i32PDMAVersionNum;

i32PDMAVersionNum = DrvPDMA\_GetVersion();



# 16. I2S Driver

# 16.1. I2S Introduction

This I2S controller consists of IIS protocol to interface with external audio CODEC. Two 8 word deep FIFO for read path and write path respectively and is capable of handling 8-bit, 16-bit, 24-bit and 32-bit data size. DMA controller handles the data movement between FIFO and memory.

# 16.2. I2S Feature

- Operate as either master mode or slave mode.
- Capable of handling 8, 16, 24, and 32 bit data size
- Support mono and stereo audio data.
- Support I2S and MSB justified data format.
- Two 8 word FIFO data buffers are provided. One for transmit and one for receive.
- Generate interrupt request when Tx/Rx FIFO level crosses a programmable boundary.
- Two DMA requests. One for transmit and one for receive.



# 16.3. Constant Definition

		$\wedge$
Constant Name	Value	Description
DRVI2S_DATABIT_8	0x00	Data size is & bit
DRVI2S_DATABIT_16	0x01	Data size is 16 bit
DRVI2S_DATABIT_24	0x02	Data size is 24 bit
DRVI2S_DATABIT_32	0x03	Data size is 32 bit
DRVI2S_MONO	0x01	Data is mono format
DRVI2S_STEREO	0x00	Data is stereo format
DRVI2S_FORMAT_MSB	0x01	MSB justified data format
DRVI2S_FORMAT_I2S	0x00	I2S data format
DRVI2S_MODE_SLAVE	0x01	I2S operates as slave mode
DRVI2S_MODE_MASTER	0x00	I2S operates as master mode
DRVI2S_FIFO_LEVEL_WORD_0	0x00	FtEQ threshold level is 0 word
DRVI2S_FIFO_LEVEL_WORD_1	0x01	FIFO threshold level is 1 word
DRVI2S_FIFO_LEVEL_WORD_2	0x02	FIFO threshold level is 2 word
DRVI2S_FIFO_LEVEL_WORD_3	0x03	FIFO threshold level is 3 word
DRVI2S_FIFO_LEVEL_WORD_4	0x04	FIFO threshold level is 4 word
DRVI28_FIFO_LEVEL_WORD_5	0x05	FIFO threshold level is 5 word
DRV42S_FIFO_LEVEL_WORD_6	0x06	FIFO threshold level is 6 word
DRVI2S_FIFO_LEVEL_WORD_T	0x07	FIFO threshold level is 7 word
DRV12S_FIRO_LEVEL_WORD_8	0x08	FIFO threshold level is 8 word
DRVI2S_EXT_12M	0	I2S clock source is from external 12MHz crystal clock
DRVI2S_PLL	1	I2S clock source is from PLL clock
DRVI2S_HCLK	2	I2S clock source is from HCLK
DRVI2S_INTERNAL_22M	3	I2S clock source is from internal 22MHz RC clock



# 16.4. Type Definition

# E\_I2S\_CHANNEL

Enumeration identifier	Value	Description
I2S_LEFT_CHANNEL	0	I2S for left channel
I2S_RIGHT_CHANNEL	1	I2S for right channel

# E\_I2S\_CALLBACK\_TYPE

Enumeration identifier	Value	Description
I2S_RX_UNDERFLOW	0	For RX FIFO underflow aterrupt
I2S_RX_OVERFLOW	1	For RX FIFC overflow interrupt
I2S_RX_FIFO_THRESHOLD	2	For RX North shold level interrupt
I2S_TX_UNDERFLOW	8	For TX FIFC under flow intercupt
I2S_TX_OVERFLOW	9	First FIFO overflow in entity
I2S_TX_FIFO_THRESHOLD	10	F r7 x F/FO thresho are rel interrupt
I2S_TX_RIGHT_ZERO_CROSS	11	For X right channel xero cross interrupt
I2S_TX_LEFT_ZERO_CROSS	12	For TX left chains zero cross interrupt

# 16.5. Macro Functions

# JRVI2S\_XRITE\_TX\_FIR

# rototype

static \_\_inline

void \_PRW2S\_VRITE\_TX\_FIFO(

uint32 u32Dat

);

# Description

Write word data to Tx FIFO.

#### **Parameter**

u32Data [in]

Word data to Tx FIFO.

# Include

Driver/DrvI2S.h



```
Return Value
```

None

#### **Example**

```
/* Write word data 0x12345678 into I2S Tx FIFO */
_DRVI2S_WRITE_TX_FIFO (0x12345678);
```

# \_DRVI2S\_READ\_RX\_FIFO

# **Prototype**

```
static __inline
uint32_t
_DRVI2S_READ_RX_FIFO (
    void
);
```

# **Description**

Read out word data from Rx YFO

#### **Parameter**

None

#### \_

river/DrvI2S.h

#### Return Nue

Word data from RAFINO

#### xample

```
uint32_∆u3?da.
```

```
/* Read various at a from I2S Rx FIFO */
u32data = _DRVI2S_READ_RX_FIFO ();
```

# \_DRVI2S\_READ\_TX\_FIFO\_LEVEL

# **Prototype**

```
static __inline
uint32_t
_DRVI2S_READ_TX_FIFO_LEVEL(
   void
);
```



# Description

Get word data number in Tx FIFO.

#### **Parameter**

None

#### Include

Driver/DrvI2S.h

#### **Return Value**

0~8: word data in Tx FIFO

#### **Example**

uint32\_t u32len;

/\* Get word data number in Tx FIFO \*

u32len = \_DRVI2S\_READ\_TX\_FIFO\_LE\_EL (

# \_DRVI2S\_READ\_RX\_FIF

# **Prototype**

static \_\_inline

uint32\_t

JRV-2S\_1 AD\_ JFO\_LEVE

void

# scription

Get word date number in Rx FIFO.

#### Parameter

None

# Include

Driver/DrvI2S.h

# Return Value

0~8: word data in Rx FIFO

# Example

uint32\_t u32len;

/\* Get word data number in Rx FIFO \*/

u32len = \_DRVI2S\_READ\_RX\_FIFO\_LEVEL ( );



# 16.6. Functions

# DrvI2S\_Open

## **Prototype**

int32\_t DrvI2S\_Open (S\_DRVI2S\_DATA\_T \*sParam);

#### **Description**

This function is used to enable I2S clock and function, an construct of data length/data format/FIFO threshold level/BCLK (Bit Clock). The data and audit formats are shown in I2S Operation and FIFO Operation of I2S Section in TRUL For master mode, I2S\_BCLK and I2S\_LRCLK pins are output mode; for slave mode, I2S\_SCLK and I2S\_LRCLK pins are input mode. Also, the I2S signals (I2S\_BCLK and I2S\_LRCLK) we shown in I2S Block Diagram of I2S Section in TRM.

#### **Parameter**

#### \*sParam [in]

It includes the follow of parameter

u32Sample Lae. Sampling rate. The cating takes effect when I2S operates as master

```
u8Wo dWu 4: A 16 24, or 32 bit data size - DRVI2S_DATABIT_8 / DRVI2S_DATABIT_18 / DRVI2S_DATABIT_24 / DRVI2S_DATABIT_32
```

u8Aua Format: Support n or ) or stereo audio data - DRVI2S\_MONO /

taRP taFormat: Support I2S and MSB justified data format DR VI2S\_FORMAT\_I2S / DRVI2S\_FORMAT\_MSB

u8Mody: Operate as master or slave mode - DRVI2S\_MODE\_MASTER /
DRVI2S\_MODE\_SLAVE

u8CrNFC Threshold: Tx FIFO threshold level - DRVI2S\_FIFO\_LEVEL\_WORD\_0 /

DRVI2S\_FIFO\_LEVEL\_WORD\_1 /

DRVI2S FIFO LEVEL WORD 2/

DRVI2S\_FIFO\_LEVEL\_WORD\_3 /

DRVI2S\_FIFO\_LEVEL\_WORD\_4 /

DRVI2S\_FIFO\_LEVEL\_WORD\_5 /

DRVI2S FIFO LEVEL WORD 6/

DRVI2S\_FIFO\_LEVEL\_WORD\_7

u8RxFIFOThreshold: Rx FIFO threshold level - DRVI2S\_FIFO\_LEVEL\_WORD\_1 /

DRVI2S\_FIFO\_LEVEL\_WORD\_2 /

DRVI2S\_FIFO\_LEVEL\_WORD\_3 /

DRVI2S\_FIFO\_LEVEL\_WORD\_4 /

DRVI2S\_FIFO\_LEVEL\_WORD\_5 /

DRVI2S\_FIFO\_LEVEL\_WORD\_6 /

DRVI2S\_FIFO\_LEVEL\_WORD\_7 /

DRVI2S\_FIFO\_LEVEL\_WORD\_8



#### Include

Driver/DrvI2S.h

#### **Return Value**

0 Success

# **Example**

```
S_DRVI2S_DATA_T st;
```

```
st.u32SampleRate = 16000; /* Sampling rate is 7 ksps *\
st.u8WordWidth = DRVI2S_DATABIT_16; /* Data length is 16-bit */
st.u8AudioFormat = DRVI2S_STEREO; /* Stereo format */
st.u8DataFormat = DRVI2S_FORMAT_12; /* 12S data format */
st.u8Mode = DRVI2S_MODE_MASTER* /* Operate as master inside */
/* Tx FIFO threshold level is 0 word data */
st.u8TxFIFOThreshold = DRV2S_AFO_LEVEL_WOLD_0
/* Rx FIFO threshold level is 8 word data */
st.u8RxFIFOThreshold = DRV12S_FIFO_LEVEL_WORD_8;
/* Enable 12S at a suffigure it settings */
```

# Drvl2S Close

DrvI2S Q

# Prototy

void DrvI2S\_Clos (void

#### escription

Close I2S cont. Ver and disable I2S clock.

#### **Include**

Driver/DrvI2S.h

#### **Return Value**

None

#### Example

DrvI2S\_Close ( ); /\* Disable I2S \*/

# Drvl2S\_EnableInt

## **Prototype**

int32\_t DrvI2S\_EnableInt (E\_I2S\_CALLBACK\_TYPE Type, I2S\_CALLBACK callbackfn);



# **Description**

To enable I2S interrupt function and install relative call back function in I2S interrupt handler.

#### **Parameter**

#### Type [in]

There are eight types for call back function.

I2S RX UNDERFLOW: Rx FIFO underflow

I2S\_RX\_OVERFLOW: Rx FIFO overflow.

I2S\_RX\_FIFO\_THRESHOLD: Data wor Rx FIF is higher man Rx threshold level.

I2S\_TX\_UNDERFLOW: Tx FIFO underflow.

I2S\_TX\_OVERFLOW: Tx FIFO \_\_rflow

I2S\_TX\_FIFO\_THRESHOLD: A stay and in Tx FIFO is less than Tx threshold level.

I2S\_TX\_RIGHT\_ZERO\_CROSS: Tx right & annel zer & oss

I2S\_TX\_LEFT\_ZERO\_C' Os S: Tx left channel ze o vo s.

#### callbackfn [in]

Call back function the its specific interrupt ever

#### **Include**

Driver/Drv2S

#### Ret rn Value

0: Succee

<0. Sailed

# **x**ample

\* Enable Rx\*brashov level interrupt and install its callback function \*/

DrvI2S\_Elabra of M2S\_RX\_FIFO\_THRESHOLD, Rx\_thresholdCallbackfn);

\* Enacle VX breshold level interrupt and install its callback function \*/

DrvI2S\_EnableInt (I2S\_TX\_FIFO\_THRESHOLD, Tx\_thresholdCallbackfn);

# Drvl2S\_DisableInt

#### **Prototype**

int32\_t DrvI2S\_DisableInt (E\_I2S\_CALLBACK\_TYPE Type);

#### **Description**

To disable I2S interrupt function and uninstall relative call back function in I2S interrupt handler.

#### **Parameter**

# Type [in]

There are eight types for call back function.

I2S\_RX\_UNDERFLOW: Rx FIFO underflow

I2S\_RX\_OVERFLOW: Rx FIFO overflow

I2S\_RX\_FIFO\_THRESHOLD: Data word in Rx FIFO is higher than Rx threshold level.

I2S\_TX\_UNDERFLOW: Tx FIFO underflow.

I2S\_TX\_OVERFLOW: Tx FIFO overflow

I2S\_TX\_FIFO\_THRESHOLD: Data word in Tx FIFO it less tian Threshold level.

I2S\_TX\_RIGHT\_ZERO\_CROSS: Tx rig' hannel x ro cro

I2S\_TX\_LEFT\_ZERO\_CROSS: Tx left channe zero cro

#### **Include**

Driver/DrvI2S.h

#### **Return Value**

0: Succeed

<0: Failed

#### Example

/\* Disable Rx t reshal level atterrupt and min tall its callback function \*/

D=12S\_L fblek (I2S RX\_FIFC\_TARES YOLD);

Disable Tx reshold level interrupt and uninstall its callback function \*/

D\_42S\_Disa\_leInt (I2S\_TX\_NFO\_THRESHOLD);

# Qrvl25\_GetBCLKFreq

#### rototype

uint32\_ls?r 12S\_GetBCLKFreq (void);

# **Description**

To get the I2S BCLK (Bit Clock) frequency.

BCLK = I2S source clock /  $(2 \times (BCLK \text{ divider} + 1))$ 

#### **Parameter**

None

#### Include

Driver/DrvI2S.h

#### **Return Value**

I2S BCLK frequency. The unit is Hz.



## Example

uint32\_t u32clock;
u32clock = DrvI2S\_GetBCLKFreq ( ); /\* Get I2S BCLK clock frequency \*/

# DrvI2S\_SetBCLKFreq

# Prototype

void DrvI2S\_SetBCLKFreq (uint32\_t u32Bclk);

#### **Description**

To configure BCLK (Bit Clock) clock. The BCLK (III work then I2S operates in master mode. BCLK = I2S source clock / (2 × BCLK divider 1))

#### **Parameter**

u32Bclk [in]

I2S BCLK frequency. The diffe Hz

#### Include

Driver/DrvI2S.h

#### **Return Value**

None

#### Example

Dk V2S\_SetB VLKFreq (\$72.00) /\* Set I2S BCLK clock frequency 512 KHz \*/

#### rvi GetMCLKFre

#### sototype

uint32 t > v 2S\_GetMCLKFreq (void);

#### **Description**

To get the I2S MCLK (Master Clock) frequency.

MCLK = I2S source  $clock/(2 \times MCLK \text{ divider}))$ 

#### **Parameter**

None

#### Include

Driver/DrvI2S.h

## **Return Value**

I2S MCLK frequency. The unit is Hz.



```
Example
```

```
uint32_t u32clock;
u32clock = DrvI2S_GetMCLKFreq ( ); /* Get I2S MCLK clock frequency */
```

# DrvI2S\_SetMCLKFreq

## **Prototype**

void DrvI2S\_SetMCLKFreq (uint32\_t u32Mclk);

#### **Description**

To configure MCLK (Master Clock) clock.

MCLK = I2S source  $clock/(2 \times (MCLK divider))$ 

#### **Parameter**

u32Mclk [in]

12S MCLK frequency. The unit is Hz

#### Include

Driver/DrvI2S.h

#### **Return Value**

None

#### Example

DN US\_SetN\_CLKFreq ( 2000,00 ) /\* Set I2S MCLK clock frequency 12MHz \*/

#### rvia SetChannelar CrossDetect

#### sototype

int32\_t rv 25\_tetChannelZeroCrossDetect (E\_I2S\_CHANNEL channel, int32\_t i32flag);

#### Description

To enable or disable right/left channel zero cross detect function.

#### **Parameter**

#### channel [in]

I2S\_LEFT\_CHANNEL / I2S\_RIGHT\_CHANNEL

## i32flag [in]

To enable or disable zero cross detect function. (1: enable 0: disable)

#### Include

Driver/DrvI2S.h



#### **Return Value**

0: Succeed

<0: Failed

## Example

/\* Enable left channel zero cross detect \*/

DrvI2S\_SetChannelZeroCrossDetect (I2S\_LEFT\_CHANNEL,

/\* Disable right channel zero cross detect \*/

DrvI2S\_SetChannelZeroCrossDetect (I2S\_RIGHZ\_CHANNEL\_0)

## DrvI2S\_EnableTxDMA

## **Prototype**

void DrvI2S\_EnableTxDMA (void);

## **Description**

To enable I2S Tx DMA Poetio. V requests DMA extransfer data to Tx FIFO.

#### **Parameter**

None

## Include

Aver Drvh h

#### Return Value

Non

## xample

/\* Enable I2S Tx DMA function \*/

DrvI2S En ble vDMA ()

## Jrvl2S\_DisableTxDMA

## **Prototype**

void DrvI2S\_DisableTxDMA (void);

## **Description**

To disable I2S Tx DMA function.

#### **Parameter**

None

### Include



Driver/DrvI2S.h

#### **Return Value**

None

## Example

/\* Disable I2S Tx DMA function \*/
DrvI2S\_DisableTxDMA ( );

## Drvl2S EnableRxDMA

## **Prototype**

void DrvI2S\_EnableRxDMA (void)

## **Description**

To enable I2S Rx DMA function. I2S requests DI A to transfer data from Rx FIFO.

#### **Parameter**

None

## Include

Driver/DrvI2S

#### Retu

one

#### Examp

/\* Enable IZS Rx DMA function \*/
DrvI2S\_Enable XXDMA\*);

## Dr 25 Disable RXMA

## **Prototype**

void DrvI2S\_DisableRxDMA (void);

## **Description**

To disable I2S Rx DMA function.

## **Parameter**

None

#### Include

Driver/DrvI2S.h

#### **Return Value**



None

## **Example**

/\* Disable I2S Rx DMA function \*/

DrvI2S\_DisableRxDMA();

# DrvI2S\_EnableTx

## **Prototype**

void DrvI2S\_EnableTx (void);

## **Description**

To enable I2S Tx function.

## **Parameter**

None

### Include

Driver/DrvI2S.h

## **Return Value**

None

#### Evar

Enable I2S Infunction \*

Dr US Enal eTx()

## rv DisableTx

#### sototype

void Prw2S\_DisableTx (void);

## Description

To disable I2S Tx function.

## **Parameter**

None

## Include

Driver/DrvI2S.h

#### **Return Value**

None

## Example



```
/* Disable I2S Tx function */
DrvI2S_DisableTx ( );
```

## DrvI2S\_EnableRx

## **Prototype**

void DrvI2S\_EnableRx (void);

## **Description**

To enable I2S Rx function.

#### **Parameter**

None

## Include

Driver/DrvI2S.h

#### **Return Value**

None

## **Example**

/\* Enable I2S I x fun tio \*.

DrvI2S\_F\ olek ();

## Drvl2S Disable Rx

## Prototype

void DryI2S Disberx void)

#### escription

To Disa le 25 lx function.

## Parameter

None

## Include

Driver/DrvI2S.h

## **Return Value**

None

## **Example**

/\* Disable I2S Rx function \*/

DrvI2S\_DisableRx ( );



## DrvI2S\_EnableTxMute

## **Prototype**

void DrvI2S\_EnableTxMute (void);

## **Description**

To enable I2S Tx Mute function.

#### **Parameter**

None

## Include

Driver/DrvI2S.h

#### **Return Value**

None

## **Example**

/\* Enable I2S Tx Mute fundon

DrvI2S\_EnableTxMy

## DrvI2S\_DisableTx //Iu

#### Prof N

oid DrvI2S DisableTxMute vo d

#### Descrip

To disable 12S Tx Mu e function.

#### **P**arameter

Jone

#### Include

Driver/DrvI2S.h

## **Return Value**

None

## **Example**

/\* Disable I2S Tx Mute function \*/

DrvI2S\_DisableTxMute ( );

## DrvI2S\_EnableMCLK

**Prototype** 



void DrvI2S\_EnableMCLK (void);

## **Description**

To enable I2S MCLK output from GPIOA Pin15.

## **Parameter**

None

#### **Include**

Driver/DrvI2S.h

## **Return Value**

None

## **Example**

/\* Enable MCLK output \*/

DrvI2S\_EnableMCLK();

# Drvl2S\_DisableMCLK

## **Prototype**

void DrvI21 Dis. le. CL I (void)

#### Desc

o disable I2S YCLK output from PIDA Pin15

#### Parame er

None

#### Include

Driver/Dr 12

#### Return Van

None

## Example

/\* Disable MCLK output \*/

DrvI2S\_DisableMCLK ( );

## DrvI2S\_ClearTxFIFO

## **Prototype**

void DrvI2S\_ClearTxFIFO (void);

## **Description**



To clear Tx FIFO. The internal pointer of Tx FIFO is reset to start point.

#### **Parameter**

None

## Include

Driver/DrvI2S.h

#### Return Value

None

## **Example**

DrvI2S\_ClearTxFIFO ( ); /\* Clear Tx FIFO \*/

## DrvI2S\_ClearRxFIFO

## **Prototype**

void DrvI2S\_ClearRxFIFO void

## **Description**

To clear Rx FIFO. The intend power of Rx IVD is Reset to start point.

## **Parameter**

#### Include

Driver/DrvI2

## turn Value

None

#### Example

DrvI2S\_CearRxFIFO ( ); /\* Clear Rx FIFO \*/

## DrvI2S\_SelectClockSource

## **Prototype**

void DrvI2S\_SelectClockSource (uint8\_t u8ClkSrcSel);

## **Description**

To select I2S clock source, including external 12M, PLL clock, HCLK and internal 22M.

#### **Parameter**

## u8ClkSrcSel [in]

To select I2S clock source. There are four sources for I2S:



DRVI2S\_EXT\_12M: external 12MHz crystal clock

DRVI2S\_PLL: PLL clock DRVI2S\_HCLK: HCLK.

DRVI2S\_INTERNAL\_22M: internal 22MHz oscillator clock

#### **Include**

Driver/DrvI2S.h

#### **Return Value**

None

## **Example**

DrvI2S\_SelClockSource (DRVI2S\_EXX 12M); /\* I2S c. ck source from external 12M \*/

DrvI2S\_SelClockSource (DRVI2S\_PLL); / L2S clock source from PLL clock \*/

DrvI2S\_SelClockSource (DRVI2S\_HCLK) /\* I2 clock source from HCLK \*

## DrvI2S\_GetSourceClock Treq

## **Prototype**

uint32\_t DrvI2S\_GetSour\_eC\_ckFreq (vc'...);

## Description

get 2S's tree & all requenc

#### Para heter

Non

## nclude

Driver/DrvI2

#### Return Val

I2S clock outce frequency. The unit is Hz.

## Example

uint32\_t u32clock;

 $u32clock = DrvI2S\_GetSourceClock\ (\ ); \qquad \ \ /*\ Get\ I2S\ source\ clock\ frequency\ */$ 

## DrvI2S\_GetVersion

#### **Prototype**

uint32\_t DrvI2S\_GetVersion (void);

## **Description**

Get this module's version.



Parameter

None

Include

Driver/DrvI2S.h

**Return Value** 

Return value			
Version numb	oer:		$\Diamond$
31:24	23:16	15:8	₹2:0
00000000	MAJOR_NUM	MINOR_NUM	BUILD NUM



# 17. EBI Driver

# 17.1. EBI Introduction


The NuMicro TM 100 series equips an external bus interface (EBI) for external device used. To save the connections between external device and this chip, EBI support address bus and data bus multiplex mode. And, address latch enable (ALE) signal supported differentiate the address and data cycle.


Only NUC1x0xxxBx and NUC1x0xxxCx series support this function, ex:NUC140RD2BN and NUC140VE3CN. Please refer to NuMicro MUC100 Series Products Selection Guide of Appendix in details.

# 17.2. EBI Feature

- External devices with max. 64K byte (8 bit data width) 128K byte (16 bit data width) supported.
- Variable external bas base clock (MCLK) supported.
- 8 bit or 16 bit data width supported.
- 8 bit or 16 bit data width supported. (S) Variable data access time (tACC), address land enable time (tALE) and address hold time (tAHD) supported.
- Address bus and data bus multiplex mode supported to save the address pins.
- Configurable idle cycle supported for differene access condition: Write command finish (W2X), Readsto-Read (R2R).







# 17.3. Type Definition

# E\_DRVEBI\_DATA\_WIDTH

Enumeration Identifier Value	Description
E_DRVEBI_DATA_8BIT 0x0	EBI data bus width is 8 bit
E_DRVEBLDATA_16BIT 0x1	EBI data bus width is 16 bit

# E DRVEBI ADDR WIDTH

Enumeration Identifier	Value	Description
E_DRVEBI_ADDR_8BIT	0x0	EBI address bus width is 8 bit
E_DRVEBI_ADDR_16BIT	0x1	EBI address bus width is 16 bit

## E\_DRVEBI\_MCLKDIV

Enumeration Identifier	Value	Description
E_DRVEBI_MCLKDIV_1	0x0	EBI output clock is HCLK/1
E_DRVEBI_MCLKDIV_2	0x1	EBI output clock is HCLK/2
E_DRVEBI_MCLKDIV_4	0x2	EBI output clock is HCLK/4



E_DRVEBI_MCLKDIV_8	0x3	EBI output clock is HCLK/8
E_DRVEBI_MCLKDIV_16	0x4	EBI output clock is HCLK/16
E_DRVEBI_MCLKDIV_32	0x5	EBI output clock is HCLK/32
E_DRVEBI_MCLKDIV_DEFAULT	0x6	EBI output clock is HCLK/1

# 17.4. API Functions

## DrvEBI\_Open

## **Prototype**

int32\_t DrvEBI\_Open (DRVEBI\_CO\_FI \_\_\_EBIConfig)

## **Description**

Enable EBI function and contigure the relative EBI Co. trol Registers

#### **Parameter**

## sEBIConfig [in]

Input the general VBL Core of Register vettings

#### DE CEB CON IG T

#### e. ataWiath:

L\_DRVERI\_DATA\_WIDTH, it could be E\_DRVEBI\_DATA\_8BIT or E\_DRVEBI\_DATA\_16BIT.

#### eAddrWidth:

L. R. EBI\_ADDR\_WIDTH, it could be E\_DRVEBI\_ADDR\_8BIT or E\_DRVEBI\_ADDR\_16BIT.

#### u3 PaseAddress:

If eAddrWidth is 8 bits: 0x60000000 <= u32BaseAddress <0x60010000 If eAddrWidth is 16 bits: 0x60000000 <= u32BaseAddress <0x60020000

## u32Size:

If eAddrWidth is 8 bits:  $0x0 < u32Size \le 0x10000$ If eAddrWidth is 16 bits:  $0x0 < u32Size \le 0x20000$ 

### Include

Driver/DrvEBI.h

## **Return Value**

E\_SUCCESS: Operation successful

E \_DRVEBI\_ERR\_ARGUMENT: Invalid argument



## Example

```
/* Open the EBI device with 16bit bus width. The start address of the device is at 0x60000000 and the storage size is 128KB */
```

DRVEBI\_CONFIG\_T sEBIConfig;

sEBIConfig.eDataWidth = eDRVEBI\_DATA\_16BIT;

sEBIConfig.eAddrWidth = eDRVEBI\_ADDR\_16BIT;

sEBIConfig.u32BaseAddress = 0x60000000;

sEBIConfig.u32Size = 0x20000;

DrvEBI\_Open (sEBIConfig);

## DrvEBI\_Close

## **Prototype**

void DrvEBI\_Close (void)

#### **Description**

Disable EBI function and release the relative pins or GPIO sed.

#### **Parameter**

None

#### Include

Driver/DrvEBIn

#### Ret a value

one

## Example:

\*\*Slose the EBI device\*

rvEBI\_Close ();

## Dr EBI\_SetBus Inving

## **Prototype**

void DrvEBI\_SetBusTiming (DRVEBI\_TIMING\_T sEBITiming)

#### **Description**

Configure the relative EBI bus timing.

#### **Parameter**

## sEBITiming [in]

DRVEBI\_TIMING\_T

#### eMCLKDIV:

E\_DRVEBI\_MCLKDIV, it could be E\_DRVEBI\_MCLKDIV\_1, E\_DRVEBI\_MCLKDIV\_2, E\_DRVEBI\_MCLKDIV\_4,

```
E_DRVEBI_MCLKDIV_8, E_DRVEBI_MCLKDIV_16, E_DRVEBI_MCLKDIV_32 or E_DRVEBI_MCLKDIV_DEFAULT.
```

**u8ExttALE:** Expand time of ALE 0~7, tALE = (u8ExttALE+1)\*MCLK.

u8ExtIR2R: Idle cycle between Read-Read 0~15, idle cycle = u8ExtIR2R\*MCLK

u8ExtIW2X: Idle cycle after Write 0~15, idle cycle = u8ExtIW2X\*MCLK

**u8ExttAHD:** EBI address hold time  $0\sim7$ , tAHD = (u8ExttA\*(D+1)\*MCLK)

u8ExttACC: EBI data access time 0~31, tAHD = (u8Y ata CC+ \)\*MCLK

#### **Include**

Driver/DrvEBI.h

#### **Return Value**

None

## **Example:**

/\* Set the relative EBI bus timin

DRVEBI\_TIMING\_T sEl \Tim \ug;

sEBITiming.eMCLKDIV = OR SI\_N CLKDIV\_

sEBITiming.u8ExttALF 0

sEBITiming.u8ExtIR1R = 1

sEBITiming.u8ExtIW2X = 0;

sEBITiming.u8l (ttA)  $\mathbf{V} = \mathbf{0}$ 

sEBITiming 8B tt CC+ (

Dr Sel usTil ing ("BITimi ig

## DryEBI\_SetBus iming

#### **Prototype**

void DrvEBI\_GE.Ru in ping (DRVEBI\_TIMING\_T \*psEBITiming)

#### Description

Get the start bus timing of the EBI.

## **Parameter**

psEBITiming [out]

DRVEBI\_TIMING\_T, refer to DrvEBI\_SetBusTiming for detail information

## Include

Driver/DrvEBI.h

#### **Return Value**

Data buffer pointer that stored the EBI bus timing settings

## Example:



/\* Get the current EBI bus timing \*/
DRVEBI\_TIMING\_T sEBITiming;

DrvEBI\_GetBusTiming (&sEBITiming);

# DrvEBI\_GetVersion

## **Prototype**

uint32\_t DrvEBI\_GetVersion (void)

## **Description**

Get the version number of EBI driver.

#### Include

Driver/DrvEBI.h

## **Return Value**

Version number:

	\	> \ \ / / \ \		
31:24		23:16)	15:8	7:0
00000000	V	MUR_NUM	MINOR NUM	BUILD_NUM

## Example

/\* Get the current version of EBI Driver

u32Version DrvEBI\_GetVersion (



# 18. Appendix

# 18.1. NuMicro<sup>™</sup> NUC100 Series Products Selection Guide

NUC100 Advance Line Selection Guide (low density)

Part number	Flash	SRAM	Cor	nectivi	ty	120	PWM	Comp.	ADE	Timer	RTC	EDÍ	\[ \] \[ \]	PDMA	I/O	Doolrogo
rart number	Flasii	SKAM	UART	SPI	I2C	128	PWWI	Comp.	ADC	I MILET	KIC		<b>ICP</b>	PDMA	1/0	Package
NUC100LC1BN	32 KB	4 KB	2	1	2	1	4	(F)	8x12-Bit	4x32-bit	(v)			1	up to 35	LQFP48
NUC100LD1BN	64 KB	4 KB	2	1	2	1	*	\i\	8x12\Bit	4x32-bit(		$\widehat{)}$	v	1	up to 35	LQFP48
NUC100LD2BN	64 KB	8 KB	2	1	2	1/	4	1	8x12-bit	4x32-bit	$\langle \mathcal{E} \rangle$	) -	v	1	up to 35	LQFP48
NUC100RC1BN	32 KB	4 KB	2	2	2	1	<i>A</i> /	2	8x12-Bit	4x32-bit	$\Diamond_{\mathbf{v}}$	v	v	1	up to 49	LQFP64
NUC100RD1BN	64 KB	4 KB	2	2	_ 2 (		) (4)	)/2	8x12-Bit	4x32-bit	v	v	v	1	up to 49	LQFP64
NUC100RD2BN	64 KB	8 KB	2_	_2 <	2	4	)}	2	8x12-bit	4x32-bit	v	v	v	1	up to 49	LQFP64

NUC100 Advance Line Selection Guide (medium density)

Part number	Flash		1	mectivi	11	\ <b>\</b>	PWM		ADC		RTC	EDI	ISP	PDMA	I/O	Doolrogo
rart number	Flash (KB)	SKAM	UART	SPI	12C	123	rww	Comp.	ADC	Timer	KIC	EDI	ICP	PDMA	1/0	Package
NUC100LD3AN	64 KB	16 KB	2	1	2		1/2 C	1	8x12-bit	4x32-bit	v	1	v	9	up to 35	LQFP48
NUC100LE3AN	128 KB	16 KB	2	1	(K)		> <sub>6</sub>	1	8x12-bit	4x32-bit	v	1	v	9	up to 35	LQFP48
NUC100RD3AN	64 KB	16 KB	$\searrow_3$		2/1	) 1	6	2	8x12-bit	4x32-bit	v	1	v	9	up to 49	LQFP64
NUC100RE3AN	28 KB	16 KB	3	3/	13	1	6	2	8x12-bit	4x32-bit	v	1	v	9	up to 49	LQFP64
NUC100VD2AN	64 KB	8 KB	3	4	2	1	8	2	8x12-bit	4x32-bit	v	1	v	9	up to 80	LQFP100
NUC100VD3AN	64 KB	16 KB	3	4	2	1	8	2	8x12-bit	4x32-bit	v	1	v	9	up to 80	LQFP100
NUC100VE3AN	128 KB	16 KB	3	4	2	1	8	2	8x12-bit	4x32-bit	v	-	v	9	up to 80	LQFP100

NUC120 USB Line Selection Guide (low density)

Do4	Flack	SRAM		Connec	ctivity		120	DXXA	C	ADC	T:	DTC	EDI	ISP	PDMA	I/O	Dareles es
Part number	Flash	SKAM		SPI	I2C	USB	125	PWWI	Comp.	ADC	Timer	KIC	EBI	ICP	PDMA	1/0	Package
NUC120LC1BN	32 KB	4 KB	2	1	2	1	1	4	1	8x12-Bit	4x32-bit	v	-	v	1	up to 31	LQFP48
NUC120LD1BN	64 KB	4 KB	2	1	2	1	1	4	1	8x12-Bit	4x32-bit	v	-	v	1	up to 31	LQFP48
NUC120LD2BN	64 KB	8 KB	2	1	2	1	1	4	1	8x12-bit	4x32-bit	v	-	v	1	up to 31	LQFP48



NUC120RC1BN	32 KB	4 KB	2	2	2	1	1	4	2	8x12-Bit	4x32-bit	v	v	v	1	up to 45	LQFP64
NUC120RD1BN	64 KB	4 KB	2	2	2	1	1	4	2	8x12-Bit	4x32-bit	v	v	v	1	up to 45	LQFP64
NUC120RD2BN	64 KB	8 KB	2	2	2	1	1	4	2	8x12-bit	4x32-bit	v	v	v	1	up to 45	LQFP64

NUC120 USB Line Selection Guide (medium density)

Dout number	Flash	SRAM	C	Connec	ctivity		120	DWM	Comp.	ADC	Timer	RTC	EDI	ISR	PDMA	I/O	Doolraga
Part number	riasii	SKAM	UART	SPI	I2C	USB	123	P WWI	Comp.	ADC	Timer	KIC	EDI	1CP	TDMA	1/0	Package
NUC120LD3AN	64 KB	16 KB	2	1	2	1	1	4	1	8x12-bit	4x32-bit	v	\Z_\	\ \(	18	up to 31	LQFP48
NUC120LE3AN	128 KB	16 KB	2	1	2	1	1	4	1	8x12-bit	4x32-bit	ψ <sup>l</sup> (	7 -/	16	9	up to 31	LQFP48
NUC120RD3AN	64 KB	16 KB	2	2	2	1	1	6	2	8x12-bit	4x32-bit	v	/-/	V	9	up to 45	LQFP64
NUC120RE3AN	128 KB	16 KB	2	2	2	1	1	6	2	8x12-bit	4x32-bit	K	-	> v	9	up to 45	LQFP64
NUC120VD2AN	64 KB	8 KB	3	4	2	1	1	8	2	8xT2-bit	4x32-bit	v	>-	v	9	up to 76	LQFP100
NUC120VD3AN	64 KB	16 KB	3	4	2	1	1	8	2	8x12-bit	-4x32-bit	v	- (	v	9	up to 76	LQFP100
NUC120VE3AN	128 KB	16 KB	3	4	2	1	1	8	2	8x12-bit	4x32-bit	v	4		9	up to 76	LQFP100

		NUC	C130 A	utom	otive	e Lin	ne Selo	ectio	y Guid	de					$\diamond$			
Part number	Flash	SRAM	UART	1	nectiv	_	CAN	125/	PWM	Comp.	ADC	Timer	RTC	ЕВІ	ISP ICP	PDMA	I/O	Package
NUC130LC1CN	32 KB	4 KB	3	1	2	74 (	1	>//	$\mathcal{L}_{\mathcal{A}}$	1	8x12-bit	4x32-bit	v	-	v	9	up to 35	LQFP48
NUC130LD2CN	64 KB	8 KB	3/	7	2	2	1	(اد	4		8x12-bit	4x32-bit	v	-	v	9	up to 35	LQFP48
NUC130LE3CN	128KB	16KB	3 (	1	2	2	1	1	<4		8x12-bit	4x32-bit	v	-	v	9	up to 35	LQFP48
NUC130RC1CN	32 KB	4 KB	3	Z	2	)2	1	ħ(	(g)	<u> </u>	8x12-bit	4x32-bit	v	v	v	9	up to 49	LQFP64
NUC130RD2CN	64 KB	8 KB	3	2	2	1/2	1 🔷	1	6	2	8x12-bit	4x32-bit	v	v	v	9	up to 49	LQFP64
NUC130RE3CN	128KB	16KB	3	2	2	2	1/1	W	$\Diamond_6$	2	8x12-bit	4x32-bit	v	v	v	9	up to 49	LQFP64
NUC130VE3CX	128KB	16KB	3	4	2	3	1	$\mathcal{S}_1$	8	2	8x12-bit	4x32-bit	v	v	v	9	up to 80	LQFP100

		110 Consecutive Energy Consecution Guide						-											
Part number	umber Flash SRAM		7	Connectivity				12S PWM	Comp	ADC	Timer	DTC	FRI	ISP	PDMA	I/O	Package		
T at t number	Flasii		UART	SPI	I2C	USB	LIN	CAN		1 *****	comp.	ADC	Timer	KIC	EBI	ICP	I DNIA	1/0	Таскаде
NUC140LC1CN	32 KB	4 KB	2	1	2	1	2	1	1	4	1	8x12-bit	4x32-bit	v	-	v	9	up to 31	LQFP48
NUC140LD2CN	64 KB	8 KB	2	1	2	1	2	1	1	4	1	8x12-bit	4x32-bit	v	-	v	9	up to 31	LQFP48
NUC140LE3CN	128KB	16KB	2	1	2	1	2	1	1	4	1	8x12-bit	4x32-bit	v	-	v	9	up to 31	LQFP48
NUC140RC1CN	32 KB	4 KB	3	2	2	1	2	1	1	4	2	8x12-bit	4x32-bit	v	v	v	9	up to 45	LQFP64
NUC140RD2CN	64 KB	8 KB	3	2	2	1	2	1	1	4	2	8x12-bit	4x32-bit	v	v	v	9	up to 45	LQFP64
NUC140RE3CN	128KB	16KB	3	2	2	1	2	1	1	4	2	8x12-bit	4x32-bit	v	v	v	9	up to 45	LQFP64
NUC140VE3CN	128KB	16KB	3	4	2	1	2	1	1	8	2	8x12-bit	4x32-bit	v	v	v	9	up to 76	LQFP100



## NUC101 Selection Guide

Dout number	Floob	CDAM		Co	nnecti	vity			I2S	DWM	Comm	ADC	Timer	RTC	ISP	I/O	Doolyogo
Part number	Flash	SRAM	UART	SPI	I2C	USB	LIN	CAN		PWM	Comp.	ADC	Timer	KIC	ICP	1/0	Package
NUC101LC1BN	32 KB	4 KB	1	2	1	1	-	-	1	4	1	-	4x32-bit	-	v	up to 31	LQFP48
NUC101LD2BN	64 KB	8 KB	1	2	1	1	-	-	1	4	1	-	4x32-bit	-	v	up to 31	LQFP48
NUC101YC1BN	32 KB	4 KB	1	2	1	1	-	-	1	1	1	_	4x32-bit	1	v	up to 31	QFP36
NUC101YD2BN	64 KB	8 KB	1	2	1	1	-	-	1	1	1		4x32-biñ	1-1	> v	up to 31	QFP36

# 18.2. PDID Table

NUC100 Advance Line PDID List (low density)

Part number	PDID \\
NUC100LC1BN	0x10010008
NUC100LD1BN	0x10010005
NUC100LD2BN	0x10010004
NUC100RC1BN	0x10010017
NUC100RD1BN	$\sqrt{0x10010014}$
NUC100RD2BN	0x10010013
/ '	

NUC100 Advance Line RDID List (medium density)

	2101 ( a.
Part number	PDID ()
NUC100LD3AN	0x00010003(\(\))
NUC100LE3AN \	0x00010000
NUCLOORD3AN	0x00010012
NUC100RE3AN	0x00010009
NUC100VD2AN	0x00010022
NUC100VD3AN	0x00010021
NUC100VE3AN	Øx00010018

NUC120 USB Line RDID List (low density)

Part number	PDID
NUC120LC1BN	0x10012008
NUC120LD1BN	0x10012005
NUC120LD2BN	0x10012004
NUC120RC1BN	0x10012017
NUC120RD1BN	0x10012014
NUC120RD2BN	0x10012013

NUC120 USB Line PDID List (medium density)

Part number	PDID
NUC120LD3AN	0x00012003
NUC120LE3AN	0x00012000
NUC120RD3AN	0x00012012
NUC120RE3AN	0x00012009
NUC120VD2AN	0x00012022



NUC120VD3AN	0x00012021
NUC120VE3AN	0x00012018

## NUC130 Automotive Line PDID List

Part number	PDID
NUC130LC1CN	0x20013008
NUC130LD2CN	0x20013004
NUC130LE3CN	0x20013000
NUC130RC1CN	0x20013017
NUC130RD2CN	0x20013013
NUC130RE3CN	0x20013009
NUC130VE3CN	0x20013018

## NUC140 Connectivity Line PDID List

Part number	PDID
NUC140LC1CN	0x20014008
NUC140LD2CN	0x20014004
NUC140LE3CN	0x20014000
NUC140RC1CN	0x20014017
NUC140RD2CN	0x20014013
NUC140RE3CN	0x20014009/
NUC140VE3CN	0x200(40(8)

## NUC101 PDID List

TICCIOI I BIB BIST			-11
Part number		PIDID \	$\bigcirc$
NUC101LC1BN	$\langle ( \ ) \rangle$	0x10010108	11/2
NUC101LD2RN		0x10010104	
NUCHHYCIBN		-0x10010147	//
NUC101YD2BN		0x10010143(())	>





# 19. Revision History

Version	Date	Description
V1.00.001	Jan. 8, 2009	• Created
V1.00.002	July. 30, 2010	Fix errors     Add example of API
V1.03.001	Jan. 5, 2011	<ul> <li>Fix errors</li> <li>Fix clock diagram error</li> <li>Update API description according to NUC100 Series BSP v.1.003.001</li> </ul>
V1.04.001	Mar. 19, 2011	<ul> <li>Update CAN driver</li> <li>Supports NUC130XXXCN and 140XXXXCN</li> </ul>
V1.04.002	Apr. 27, 2011	Update clock diagram to add EBI clock tree
V1.04.003	Apr. 30, 2011	Fix the deviation value of 10KHz and 22.1184MHz oscillator     Fix the register name of CAN driver
V1.05.001	June. 27, 2011	Rename API name of CAN driver  • Add some new API



## **Important Notice**

Nuvoton products are not designed, intended, authorized or warranted for use as components in equipment or systems intended for surgical implantation, atomic energy control instruments, aircraft or spacecraft instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for any other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications whereby failure could result or lead to personal injury, death or severe property or environmental damage.

Nuvoton customers using or selling these products for such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from their improper use or sales.