


이 정 근 (Jeong-Gun Lee)

한림대학교 컴퓨터공학과, 임베디드 SoC 연구실 www.onchip.net
Email: Jeonggun.Lee@hallym.ac.kr



CUDA Optimization

 "Optimizing Parallel Reduction in CUDA" written by Mark Harris for demonstrating how to optimize your CUDA applications








Parallel Reduction

- Common and important data parallel primitive
- · Easy to implement in CUDA
- Serves as a great optimization example
 - We'll walk step by step through 7 different versions
 - Demonstrates several important optimization strategies



Parallel Reduction?

• **Reduction**: An operation that computes a single result from a set of data








- Examples:
 - Minimum/maximum value
 - Average, sum, product, etc.
- Parallel Reduction: Do it in *parallel* obviously



Parallel Reduction ??


- Calculating "x1 + x2 + x3 + ... + xn"
- What is the best parallel implementation for this computation
 - What is the time complexity for the best solution
 - With how many parallel cores?
- Reduction with any binary operators such as sum, min, max.







Parallel Reduction

• Tree-based approach used within each thread block



- Need to be able to use multiple thread blocks
 - To process very large arrays
 - To keep all multiprocessors on the GPU busy
 - Each thread block reduces a portion of the array
- But how do we communicate partial results between thread blocks?







Problem: Global Synchronization

- If we could synchronize across all thread blocks, could easily reduce very large arrays, right?
 - Global sync after each block produces its result
 - Once all blocks reach sync, continue recursively
- But CUDA has no global synchronization. Why?
 - Expensive to build in hardware for GPUs with high processor count
- Solution: decompose into multiple kernels
 - Kernel launch serves as a global synchronization point
 - Kernel launch has *negligible HW overhead*, low SW overhead





Level 1: 1 block


- In the case of reductions, code for all levels is the same
 - Recursive kernel invocation

Synchronization between kernel calls -- cudaDeviceSynchronize()



What is Our Optimization Goal?

- We should strive to reach GPU peak performance
- Choose the right metric:
 - GFLOP/s: for compute-bound kernels
 - Bandwidth: for memory-bound kernels
- Reductions have very low arithmetic intensity
 - 1 floating-point OP per element loaded (bandwidth-optimal)
- Therefore we should strive for peak bandwidth
- Will use G80 GPU (old) for this example
 - 384-bit memory interface, 900 MHz DDR (Double Data Rate)
 - 384 * (1800) / 8 = **86.4 GB/s**



Reduction #1: Interleaved Addressiing

```
__global__ void reduce0(int *g_idata, int *g_odata) {

extern __shared__ int sdata[];

// each thread loads one element from global to shared mem
unsigned int tid = threadldx.x;
unsigned int i = blockldx.x*blockDim.x + threadldx.x;
sdata[tid] = g_idata[i];
__syncthreads();

// do reduction in shared mem
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    if (tid % (2*s) == 0) {
        sdata[tid] += sdata[tid + s];
    }

    __syncthreads();
}

// write result for this block to global mem
if (tid == 0) g_odata[blockldx.x] = sdata[0];
}
```

__global__ void reduce0(int *g_idata, int *g_odata) { extern __shared__ int sdata[]; // each thread loads one element from global to shared mem unsigned int tid = threadldx.x; unsigned int i = blockldx.x*blockDim.x + threadldx.x; sdata[tid] = g_idata[i]; __syncthreads(); // do reduction in shared mem for(unsigned int s=1; s < blockDim.x; s *= 2) { if (tid % (2*s) == 0) { sdata[tid] += sdata[tid + s]; Problem: highly divergent warps are very inefficient,


and % operator is very slow


_syncthreads();


}

// write result for this block to global mem
if (tid == 0) g_odata[blockldx.x] = sdata[0];

Reduction #1: Interleaved Addressing








Reduction #2: Interleaved Addressing


• Just replace divergent branch in inner loop:

```
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    if (tid % (2*s) == 0) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```


• With strided index and non-divergent branch:

```
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    int index = 2 * s * tid;
    if (index < blockDim.x) {
        sdata[index] += sdata[index + s];
    }
    __syncthreads();
}</pre>
```







	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: nterleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: nterleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
h bank conflicts				




				 ILE	erle	eav	ve	d k	oar	ıks	
			-								
Bank	7 7	15	23								
Bank	-	14	22								
Bank	5 5	13	21								
Bank	4 4	12	20								
Bank	3 3	11	19								
Bank	2 2	10	18								
Bank	1	9	17								
Bank	0 0	8	16								







Shared Memory Bank Conflicts

- Shared memory is split into equally sized memory banks (32 banks on devices of compute capability 2.x).
- Any memory load or store of 'n' addresses that spans 'b' distinct memory banks can be serviced simultaneously,
 - Yielding an effective bandwidth that is 'b' times as high as the bandwidth of a single bank.








Reduction #3: Sequential Addressing

• Just replace strided indexing in inner loop:

```
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    int index = 2 * s * tid;
    if (index < blockDim.x) {
        sdata[index] += sdata[index + s];
    }
    __syncthreads();
}</pre>
```

• With reversed loop and threadID-based indexing:

```
for (unsigned int s=blockDim.x/2; s>0; s>>=1) {
    if (tid < s) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```




Idle Threads

• Problem:

```
for (unsigned int s=blockDim.x/2; s>0; s>>=1) {
    if (tid < s) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```

- Half of the threads are idle on first loop iteration!
- This is wasteful...




• Halve the number of blocks, and replace single load:


```
// each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x*blockDim.x + threadIdx.x; sdata[tid] = g_idata[i]; __syncthreads();
```

With two loads and first add of the reduction:


```
// perform first level of reduction,
// reading from global memory, writing to shared memory
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*(blockDim.x*2) + threadIdx.x;
sdata[tid] = g_idata[i] + g_idata[i+blockDim.x];
__syncthreads();
```



```
Reduction #4: First Add During Load
  i = blockldx.x*blockDim.x + threadldx.x;
                                        // each thread loads one element from global to shared
    threadIdx.x
                   012301230
    blockldx.x
                   000011112
                                         unsigned int tid = threadIdx.x;
                                         unsigned int i = blockldx.x*blockDim.x + threadldx.x;
                   44444444
    blockDim.x
                                         sdata[tid] = g_idata[i];
                                         __syncthreads();
                   012345678
i = blockldx.x*(blockDim.x*2) + threadldx.x;
                                         // perform first level of reduction,
    threadIdx.x
                   01230123 0
                                         // reading from global memory, writing to shared memory
    blockldx.x
                   000011112
                                         unsigned int tid = threadIdx.x;
                                         unsigned int i = blockldx.x*(blockDim.x*2) + threadIdx.x;
    blockDim.x * 2 8888888 8 8
                                         sdata[tid] = g_idata[i] + g_idata[i+blockDim.x];
                   012389101116
                                         _syncthreads();
```



Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
8.054 ms	2.083 GB/s		
3.456 ms	4.854 GB/s	2.33x	2.33x
1.722 ms	9.741 GB/s	2.01x	4.68x
0.965 ms	17.377 GB/s	1.78x	8.34x
	3.456 ms 1.722 ms	3.456 ms 4.854 GB/s 1.722 ms 9.741 GB/s	8.054 ms 2.083 GB/s 3.456 ms 4.854 GB/s 2.33x 1.722 ms 9.741 GB/s 2.01x





Instruction Bottleneck

- At 17 GB/s, we're far from bandwidth bound
 - And we know reduction has low arithmetic intensity
- · Therefore a likely bottleneck is instruction overhead
 - Ancillary instructions that are not loads, stores, or arithmetic for the core computation
 - In other words: address arithmetic and loop overhead
- Strategy: unroll loops



Unrolling the Last Warp

- As reduction proceeds, # "active" threads decreases
 - When s <= 32, we have only one warp left
- Instructions are SIMD synchronous within a warp
- That means when s <= 32:
 - We don't need to syncthreads()
 - We don't need "if (tid < s)" because it doesn't save any work
 - Whatever the "s" is, a warp is issued!
- · Let's unroll the last 6 iterations of the inner loop

waits until all threads in the thread block have reached this point and all global and shared memory accesses made by these threads prior to __syncthreads() are visible to all threads in the block.

volatile: ensure actual memory read/write!

```
Reduction #5: Unroll the Last Warp
_device__ void warpReduce(volatile int* sdata, int tid) {
\frac{1}{1} sdata[tid] += sdata[tid + 32];
sdata[tid] += sdata[tid + 16];
sdata[tid] += sdata[tid + 8];
sdata[tid] += sdata[tid + 4];
sdata[tid] += sdata[tid + 2];
sdata[tid] += sdata[tid + 1];
                                   for (unsigned int s=blockDim.x/2; s>32; s>>=1)
                                      if (tid < s)
                                         sdata[tid] += sdata[tid + s];
                                        _syncthreads();
                                   if (tid < 32) warpReduce(sdata, tid);</pre>
Note: This saves useless work in all warps, not just the last one!
  - Without unrolling, all warps execute every iteration of the for loop and if
     statement
```

	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: nterleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: nterleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34x
Kernel 5: unroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01x
Regra-ubuntu:/NVIDIA_CUDA-6.5 Samples nults = 4718880 H= NVPROF is profiling process 28294, se of array is 1048976 and it is processed nul = 471858 nul = 471858 to farray is 1024 and it is processed nul = 471858 to farray is 1024 and it is processed nul = 471878 profile from the form of the Execution of the first profile se 4.471788 cm 6.668888 (1024 i)	command: ./a.out sed on # of Blocks: 1024 on # of Blocks: 1 Block Size Regs* SSMem*	gpu-trace ./a.out DSMem* Size Throughput - 4.1943MB 937.86MB/s	Device Context GK20A (0) 1 GK20A (0) 1	Stream Name 7 (CUDA memopy HtoD) 7 reduce4(int*, int*



Complete Unrolling

- If we knew the **number of iterations at compile time**, we could completely unroll the reduction
 - Luckily, block size is limited by the GPU to 512/1024 threads
 - Also, we are sticking to power-of-2 block sizes



- So we can easily unroll for a fixed block size
 - But, we need to be generic how can we unroll for block sizes that we don't know at compile time?
- *Templates* to the rescue!
 - CUDA supports C++ template parameters on device and host functions



Unrolling with Templates

• Specify block size as a function template parameter:

template <unsigned int blockSize>
__global__ void reduce5(int *g_idata, int *g_odata)

Reduction #6: Completely Unrolled if (blockSize >= 512) { if (tid < 256) { sdata[tid] += sdata[tid + 256]; } __syncthreads();}</pre> if (blockSize >= 256) { if (tid < 128) { sdata[tid] += sdata[tid + 128]; } __syncthreads();} if (blockSize >= 128) { if (tid < 64) { sdata[tid] += sdata[tid + 64]; } __syncthreads();}</pre> if (tid < 32) warpReduce<blockSize>(sdata, tid); Template < unsigned int blockSize > _device___ void warpReduce(<mark>volatile</mark> int* sdata, int tid) { if (blockSize >= 64) sdata[tid] += sdata[tid + 32]; if (blockSize >= 32) sdata[tid] += sdata[tid + 16]; Volatile? if (blockSize >= 16) sdata[tid] += sdata[tid + 8]; if (blockSize >= 8) sdata[tid] += sdata[tid + 4]; if (blockSize >= 4) sdata[tid] += sdata[tid + 2]; if (blockSize >= 2) sdata[tid] += sdata[tid + 1]; Note: all code in **RED** will be evaluated at compile time. Results in a very efficient inner loop!

Invoking Template Kernels


- Don't we still need block size at compile time?
 - Nope, just a switch statement for 10 possible block sizes:

```
switch (threads) {
    case 512:
        reduce5<512><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 256:
        reduce5<256><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 128:
        reduce5<128><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 64:
        reduce5<64><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 32:
        reduce5<32><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 16:
        reduce5<16><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 8:
        reduce5<48><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 4:
        reduce5<4><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 2:
        reduce5<4><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 1:
        reduce5<1><<<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 1:
        reduce5<1><<<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 1:
        reduce5<1><<<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 1:
        reduce5<1><<<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 1:
        reduce5<1><<<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
        case 1:
        reduce5<1><<<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
        case 1:
        reduce5<1><<<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
        case 1:
        reduce5<1><<<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
        case 1:
        reduce5<1><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
        case 1:
        reduce5<1><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
        case 1:
        reduce5<1
```

	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: nterleaved addressing with livergent branching	8.054 ms	2.083 GB/s		
Kernel 2: nterleaved addressing vith bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: equential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4: irst add during global load	0.965 ms	17.377 GB/s	1.78x	8.34x
Kernel 5: nroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01x
Kernel 6: ompletely unrolled	0.381 ms	43.996 GB/s	1.41x	21.16x

Parallel Reduction Complexity

- log(N) parallel steps, each step S does N/2^S independent ops
 - Step Complexity is O(log N)
- For N=2^D, performs $\Sigma_{S \in [1...D]} 2^{D-S} = N-1$ operations
 - Work Complexity is O(N) It is work-efficient
 - i.e. does not perform more operations than a sequential algorithm
- With P threads physically in parallel (P processors), time complexity is O(N/P + log P)
 - Compare to O(N) for sequential reduction
 - In a thread block, N=P, so O(log N)



What About *Cost*?

- Cost of a parallel algorithm is "#-of-processors × time complexity"
 - Allocate threads instead of processors: O(N) threads
 - Time complexity is O(log N), so cost is O(N log N): not cost efficient! Sequential case: 1 proc. × O(N) = O(N)
- Brent's theorem suggests O(N/log N) threads (processors)
 - Each thread does O(log N) sequential work
 - Then all O(N/log N) threads cooperate for O(log N) steps
 - Cost = O((N/log N) * log N) = O(N) \Rightarrow cost efficient
- Sometimes called algorithm cascading
 - Can lead to significant speedups in practice

What About *Cost*?

- Brent's theorem suggests O(N/log N) threads
 - Each thread does O(log N) sequential work
 - Then all O(N/log N) threads cooperate for O(log N) steps
 - Cost = O((N/log N) * log N) = O(N) \Rightarrow cost efficient

N = 1024 : Number of data elements N/logN = 102.4 : # of Processors

Then

Each processor has to work with "N / N/logN" data elements (= logN)

Then

Parallel Processing with N/logN processors $\rightarrow \log(N/\log N) \in O(\log N)$

Consequently, time complexity = Sequential O(logN) + Parallel O(logN) = O(logN) Cost : O(N/logN) * O(logN) = O(N)

Algorithm Cascading

- Combine sequential and parallel reduction
 - Each thread loads and sums multiple elements into shared memory
 - Tree-based reduction in shared memory
- Brent's theorem says each thread should sum O(log n) elements
 - i.e. 1024 or 2048 elements per block vs. 256
- In my experience, beneficial to push it even further
 - Possibly better latency hiding with more work per thread
 - More threads per block reduces levels in tree of recursive kernel invocations
 - High kernel launch overhead in last levels with few blocks
- On G80, best perf with 64-256 blocks of 128 threads
 - 1024-4096 elements per thread


Reduction #7: Multiple Adds / Thread


• Replace load and add of two elements:


```
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*(blockDim.x*2) + threadIdx.x;
sdata[tid] = g_idata[i] + g_idata[i+blockDim.x];
__syncthreads();
```

• With a while loop to add as many as necessary:

```
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*(blockSize*2) + threadIdx.x;
unsigned int gridSize = blockSize*2*gridDim.x;
sdata[tid] = 0;
while (i < n) {
    sdata[tid] += g_idata[i] + g_idata[i+blockSize];
    i += gridSize;
}
Note: gridSize loop stride
to maintain coalescing!</pre>
```









	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: nterleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: nterleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34x
Kernel 5: unroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01x
Kernel 6: completely unrolled	0.381 ms	43.996 GB/s	1.41x	21.16x
Kernel 7: nultiple elements per thread	0.268 ms	62.671 GB/s	1.42x	30.04x

template <unsigned int blockSize> _global__void reduce6(int *g_idata, int *g_odata, unsigned int n) { extern _shared__int sdata[]; unsigned int tid = threadldx.x; unsigned int i = blockIdx.x*(blockSize*2) + tid; unsigned int gridSize = blockSize*2*gridDim.x; sdata[tid] = 0; while (i < n) { sdata[tid] += g_idata[i] + g_idata[i+blockSize]; i += gridSize; } __syncthreads(); if (blockSize >= 512) { if (tid < 256) { sdata[tid] += sdata[tid + 256]; } _syncthreads(); } if (blockSize >= 512) { if (tid < 64) { sdata[tid] += sdata[tid + 64]; } _syncthreads(); } if (tid < 32) warpReduce<blockSize>(sdata, tid); if (tid == 0) g_odata[blockIdx.x] = sdata[0]; }







Types of optimization

- Interesting observation:
- Algorithmic optimizations
 - Changes to addressing, algorithm cascading
 - 11.84x speedup, combined!
- Code optimizations
 - Loop unrolling
 - 2.54x speedup, combined



Conclusion

- Understand CUDA performance characteristics
 - Memory coalescing
 - Divergent branching
 - Bank conflicts
 - Latency hiding
- Use peak performance metrics to guide optimization
- Understand parallel algorithm complexity theory
- Know how to identify type of bottleneck
 - e.g. memory, core computation, or instruction overhead
- Optimize your algorithm, then unroll loops
- Use template parameters to generate optimal code