{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":144853832,"defaultBranch":"master","name":"rp32","ownerLogin":"jeras","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2018-08-15T13:03:30.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/47131?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1651349685.715341","currentOid":""},"activityList":{"items":[{"before":"c92b5acf35515147eb0729ad88d78d74f13d5e47","after":"e46a476d263975c9982683f5d1a27d490ce5ac42","ref":"refs/heads/master","pushedAt":"2023-09-21T06:25:01.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"jeras","name":"Iztok Jeras","path":"/jeras","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47131?s=80&v=4"},"commit":{"message":"TOOLS: Verilator update","shortMessageHtmlLink":"TOOLS: Verilator update"}},{"before":"c2106e460f7eb090a3be88226a8a538edf1794ff","after":"c92b5acf35515147eb0729ad88d78d74f13d5e47","ref":"refs/heads/master","pushedAt":"2023-08-19T15:25:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jeras","name":"Iztok Jeras","path":"/jeras","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47131?s=80&v=4"},"commit":{"message":"FPGA+SIM: updated Vivado project to compile RISC-V simulation, access to types inside interfaces is not supported in simulation","shortMessageHtmlLink":"FPGA+SIM: updated Vivado project to compile RISC-V simulation, access…"}},{"before":"2211919fe5f8c01f9748f48ba415edb653346114","after":"c2106e460f7eb090a3be88226a8a538edf1794ff","ref":"refs/heads/master","pushedAt":"2023-08-18T20:58:20.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"jeras","name":"Iztok Jeras","path":"/jeras","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47131?s=80&v=4"},"commit":{"message":"Verilator update, but still unable to handle the project","shortMessageHtmlLink":"Verilator update, but still unable to handle the project"}},{"before":"2ecf78ce042e7e439db8877387342c49d7b52185","after":"2211919fe5f8c01f9748f48ba415edb653346114","ref":"refs/heads/master","pushedAt":"2023-08-15T09:24:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jeras","name":"Iztok Jeras","path":"/jeras","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47131?s=80&v=4"},"commit":{"message":"SRC: added NOP into the code to allow for GPIO input data propagation through","shortMessageHtmlLink":"SRC: added NOP into the code to allow for GPIO input data propagation…"}},{"before":"ffbab4de9df2af60ac2dd807318cbf2634fdb298","after":"2ecf78ce042e7e439db8877387342c49d7b52185","ref":"refs/heads/master","pushedAt":"2023-08-15T09:22:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jeras","name":"Iztok Jeras","path":"/jeras","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47131?s=80&v=4"},"commit":{"message":"RTL: Degu: fixed undefined values issue caused by verilator lack of X propagation","shortMessageHtmlLink":"RTL: Degu: fixed undefined values issue caused by verilator lack of X…"}},{"before":"a56d82e4fe77fa231de24783bdad70664c29e6b5","after":"ffbab4de9df2af60ac2dd807318cbf2634fdb298","ref":"refs/heads/master","pushedAt":"2023-08-14T20:43:40.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jeras","name":"Iztok Jeras","path":"/jeras","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47131?s=80&v=4"},"commit":{"message":"HDL: replaced Degu ports with TCB interface","shortMessageHtmlLink":"HDL: replaced Degu ports with TCB interface"}},{"before":"5fa1123b0cbec47e1cc946dceb1338c1d5262411","after":"a56d82e4fe77fa231de24783bdad70664c29e6b5","ref":"refs/heads/master","pushedAt":"2023-08-14T16:42:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jeras","name":"Iztok Jeras","path":"/jeras","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47131?s=80&v=4"},"commit":{"message":"HDL: strted testing with new TCB version","shortMessageHtmlLink":"HDL: strted testing with new TCB version"}},{"before":"e4466a134b1ce5ef3b6aebdcbe1c08b1dde42777","after":"5fa1123b0cbec47e1cc946dceb1338c1d5262411","ref":"refs/heads/master","pushedAt":"2023-08-14T02:15:05.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jeras","name":"Iztok Jeras","path":"/jeras","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47131?s=80&v=4"},"commit":{"message":"FPGA: unfinished porting to newer version of TCB","shortMessageHtmlLink":"FPGA: unfinished porting to newer version of TCB"}},{"before":"83ae609af2d57601b7ed5982db7066e09e853bad","after":"e4466a134b1ce5ef3b6aebdcbe1c08b1dde42777","ref":"refs/heads/master","pushedAt":"2023-08-12T15:40:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jeras","name":"Iztok Jeras","path":"/jeras","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47131?s=80&v=4"},"commit":{"message":"Xilinx: updated project to Vivado 2023.1","shortMessageHtmlLink":"Xilinx: updated project to Vivado 2023.1"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADhW7L1QA","startCursor":null,"endCursor":null}},"title":"Activity · jeras/rp32"}