{"payload":{"header_redesign_enabled":false,"results":[{"id":"144853832","archived":false,"color":"#DAE1C2","followers":8,"has_funding_file":false,"hl_name":"jeras/rp32","hl_trunc_description":"RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":144853832,"name":"rp32","owner_id":47131,"owner_login":"jeras","updated_at":"2023-09-21T06:25:01.792Z","has_issues":true}},"sponsorable":false,"topics":["asic","fpga","riscv","systemverilog","risc-v"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajeras%252Frp32%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/jeras/rp32/star":{"post":"2mj-9x1Lcbm-9FBaxKbrypHooiUnUiznSc6LK8KmfU3bUw1B7zrjhVLJn2nlfYheeSO4P09xgmbTKT-t8G1FNg"},"/jeras/rp32/unstar":{"post":"ET1ixQpKf3YgY8hW_mPDnSCR8izCyQY4KgK12ltN7XsWXbLr8UpPozbDGbdRVHWVQUq3pe8eMebvNlj78CZPDw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"12sX8S9lwuDeJICLxr_P3RO0AgPjELQwoKoYdIFfEHWJ51mdLXvgvBfIefq4AlUUmecMBlFECeN5NQhQu1vsUg"}}},"title":"Repository search results"}