The RISC-V OTTER Assembly Language Manual

Version: 1.01 ©2020 james mealy

Table of Contents

able of Contents2	<u>'</u> -
cknowledgements4	ļ -
he RISC-V Assembler5	
he RISC-V OTTER Instruction Set6) -
RISC-V OTTER Assembly Instructions Formats6	
Instruction Type: R-type7	
Instruction Type: I-type 8	
Instruction Type: S-type9	
Instruction Type: B-type10	
Instruction Type: U-type11	
Instruction Type: J-type11	
RISC-V OTTER Assembly Instructions Brief Listing 12	
RISC-V OTTER Assembly Instruction Overview	
RISC-V OTTER Immediate Value Generation	
Detailed RISC-V OTTER Assembly Instruction Description 15	
add16	
addi 16	
and17	
andi17	
auipc18	
beq18	
beqz19	
bge19	
bgeu20	
bgez21	
bgt22	
bgtu23	
bgtz24	- 1
ble25	5 -
bleu26) -
blez27	7 -
blt28	} -
bltz29) _
bltu30) -
bne 30) -
bnez31	-
call31	_
csrr32	2 -
csrrc 32	2 -
csrw33	
j33	
<u> </u>	

jal	34 -
jalr	
jr	35 -
la	36 -
lb	36 -
lbu	37 -
lh	37 -
lhu	38 -
li	38 -
lw	39 -
lui	39 -
mret	40 -
mv	40 -
neg	41 -
nop	41 -
not	42 -
or	42 -
ori	
ret	
sb	
seqz	
sgtz	
sh	45 -
SW	46 -
sll	
slli	
slt	47 -
slti	
sltiu	
sltu	
sltz	
snez	
sra	
srai	
srl	
srli	
sub	
tail	
xor	
xori	
ISC-V OTTER Assembly Language Style File	- 55 -

RAT Assembler Manual The RAT Assembler

Acknowledgements

Transitioning to the RISC-V OTTER was initially the work of Joseph Callenes-Sloan. The RISC-V OTTER replaced the RAT MCU, which effectively modernized and removed many constraints from using the RAT MCU to teach a course in computer architecture and assembly language programming. Teaching any course for the first time requires a ton of work, but designing and implementing the course for the first time, which is what Joseph did, requires even more work. Bridget Benson was the first instructor outside of Joseph to use the RISC-V OTTER; Joseph's and Bridget's work has paved the way for other instructors using the RISC-V OTTER.

The RISC-V Assembler

The RISC-V OTTER Instruction Set

The RISC-V OTTER instructions are the RV32I instructions from the open RISC-V architecture. The RISC-V OTTER instruction set comprises of two types of instructions: base instructions and pseudoinstructions. The base pseudoinstructions are special cases of the base instructions.

RISC-V OTTER Assembly Instructions Formats

The RISC-V OTTER instruction set has seven types of instruction formats. Table 1 shows each of these formats.




Table 1: Instruction types and associated instruction formats.

Instruction Type: R-type

Figure 1 shows the R-type instruction format. Table 2 lists the instructions using the R-type format.




Figure 1: R-type instruction format.




Table 2: R-type instructions with opcodes.

Instruction Type: I-type




Figure 2: I-type instruction format.




Table 3: I-type instructions with opcodes.

Instruction Type: S-type

Figure 3 shows the R-type instruction format. Table 4 lists the instructions using the R-type format.




Figure 3: S-type instruction format.




Table 4: S-type instructions with opcodes.

Instruction Type: B-type

Figure 4 shows the R-type instruction format. Table 5 lists the instructions using the R-type format.




Figure 4: B-type instruction format.




Table 5: B-type instructions with opcodes.

Instruction Type: U-type

Figure 5 shows the R-type instruction format. Table 6 lists the instructions using the R-type format.




Figure 5: U-type instruction format.




Table 6: U-type instructions with opcodes.

Instruction Type: J-type

Figure 6 shows the R-type instruction format. Table 7 lists the instructions using the R-type format.




Figure 6: J-type instruction format.




Table 7: J-type instructions with opcodes.

RISC-V OTTER Assembly Instructions Brief Listing

Progra	m Control				
jal	rd,imm	j	imm	jal	imm
jalr	rd,rs1,imm	jr	rs	jalr	rs
call	imm			tail	imm
ret		mret			
beq	rs1,rs2,imm	beqz	rs1,imm		
bne	rs1,rs2,imm	bnez	rs1,imm		
blt	rs1,rs2,imm	blez	rs1,imm	bgt	rs1,rs2,imm
bge	rs1,rs2,imm	bgez	rs1,imm	ble	rs1,rs2,imm
bltu	rs1,rs2,imm	bltz	rs1,imm	bgtu	rs1,rs2,imm
bgeu	rs1,rs2,imm	bgtz	rs1,imm	bleu	rs1,rs2,imm

Load/S	Store (& I/O)				
lb	rd,imm(rs1)			sb	rs2,imm(rs1)
lh	rd,imm(rs1)			sh	rs2,imm(rs1)
lw	rd,imm(rs1)	lw	rd,imm	sw	rs2,imm(rs1)
lbu	rd,imm(rs1)			sw	rd2,imm,rt
lhb	rd,imm(rs1)		•		

Operation	ons				
addi	rd,rs1,imm	add	rd,rs1,rs2		
		sub	rd,rs1,rs2	neg	rd,rs1
xori	rd,rs1,imm	xor	rd,rs1,rs2	not	rd,rs1
ori	rd,rs1,imm	or	rd,rs1,rs2		
andi	rsd,rs1,imm	add	rd,rs1,rs2		
slli	rd,rs1,imm	sll	rd,rs1,rs2		
srli	rd,rs1,imm	srl	rd,rs1,rs2	sgtz	rd,rs1
srai	rd,rs1,imm	sra	rd,rs1,rs2	sltz	rd,rs1
slti	rd,rs1,imm	slt	rd,rs1,rs2	snez	rd,rs1
sltiu	rd,rs1,imm	sltu	rd,rs1,rs2	seqz	rd,rs1

Auxillar	y				
nop		auipc	rd,imm	lui	rd,imm
csrrw	rd,csr,rs1	li	rd,imm	mv	rd,rs
la	rd,imm				

Table 8: RISC-V OTTER Brief format instruction set listing.

RISC-V OTTER Assembly Instruction Overview

Table 9 lists RISC-V OTTER instructions including instruction format, description, and RTL description.

Instru	ıction	Description	RTL
add	rd,rs1,rs2	addition	X[rd] ← X[rs1] + X[rs2]
addi	rd,rs1,imm	addition with immediate	$X[rd] \leftarrow X[rs1] + xext(imm)$
and	rd,rs1,rs2	bitwise AND	$X[rd] \leftarrow X[rs1] \cdot X[rs1]$
andi	rd,rs1,imm	Bitwise AND immediate	$X[rd] \leftarrow X[rs1] \rightarrow sext(imm)$
auipc	rd,imm	add upper immediate to PC	$X[rd] \leftarrow PC + sext(imm)$
beq	rs1,rs2,imm	branch if equal	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] == X[rs2])$
beqz	rs1,imm	branch if equal to zero	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] == 0)$
bge	rs1,rs2,imm	branch if greater than or equal	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] = 0)$
bgeu	rs1,rs2,imm	branch if greater than or equal unsigned	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] = x[rs2])$
bgez	rs1,imm	branch if greater than or equal to zero	$PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[rs1] \ge 0)$
bgt	rs1,rs2,imm	branch if greater than	$PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[rs1] >_s X[rs2])$
bgtu	rs1,rs2,imm	branch if greater than unsigned	PC ← PC + sext(imm) if (X[rs1] > ₁₁ X[rs2])
bgtz	rs1,rs2,imm	branch if greater than zero	$PC \leftarrow PC + sext(imm)$ if $(X[rs1] >_s 0)$
ble	rs1,rs2,imm	branch if less than or equal	$PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[rs1] \leq_s X[rs2])$
bleu	rs1,rs2,imm	branch if less than or equal (unsigned)	$PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[rs1] \leq_{ij} X[rs2])$
blez	rs1,rs2,imm	branch if less than or equal zero	$PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[rs1] \leq_s 0)$
blt	rs1,rs2,imm	branch if less than	$PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[rs1] <_s X[rs2])$
bltz	rs1,imm	branch if less than zero	$PC \leftarrow PC + \text{sext(imm)} \text{ if } (X[rs1] <_s 0)$
bltu	rs1,rs2,imm	branch if less than (unsigned)	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] <_{u} X[rs2])$
bne	rs1,rs2,imm	branch if not equal	$PC \leftarrow PC + sext(initi) \text{ if } (X[s1] \leftarrow I(s2))$ $PC \leftarrow PC + sext(imm) \text{ if } (X[s1] \neq X[s2])$
bnez	rs1,imm	branch if not equal to zero	$PC \leftarrow PC + sext(imm) \text{ if } (X[rs1] \neq X[rs2])$
call	rd, symbol		` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `
call	symbol	branch to subroutine	$X[rd] \leftarrow PC + 8$; $PC \leftarrow &symbol$
csrr	rd,csr	control & status register read	X[rd] ← CSRs[csr]
csrrc	rd,csr,rs1	control & status register read and clear	$X[rd] \leftarrow CSRs[csr]; CSRs[csr] \leftarrow X[rd] \& \sim X[rs1]$
csrw	csr,rs1	control & status register clear immedia	CSRs[csr] ← CSRs[csr] & ~immed
j	imm	unconditional branch	PC ← PC + sext(imm)
jal	rd,imm		` ′
jal	imm	unconditional branch with offset	$X[rd] \leftarrow PC + 4$; $PC \leftarrow PC + sext(imm)$
jalr	rd,imm(rs1)	Fr: 11 1 20 55 1 0 F 1	V(I) DO: 4 DO (V(41 : V')) 0 4
jalr	imm(rs1)	unconditional branch with offset & link	$X[rd] \leftarrow PC+4; PC \leftarrow (X[rs1] + sext(imm)) \& \sim 1$
jr	rs1	unconditional branch to register address	PC ← X[rs1]
la	rd,symbol	load absolute address of symbol	X[rd] ← &symbol
1b	rd,imm(rs1)	load byte	$X[rd] \leftarrow sext(M[X[rs1] + sext(imm)][7:0])$
lbu	rd,imm(rs1)	load byte unsigned	$X[rd] \leftarrow M[X[rs1] + sext(imm)]$ [7:0]
lh	rd,imm(rs1)	load halfword	X[rd] ← sext(M[X[rs1] + sext(imm)] [15:0])
lhu	rd,imm(rs1)	load halfword unsigned	X[rd] ← M[X[rs1] + sext(imm)] [15:0]
li	rd,imm	load immediate	$X[rd] \leftarrow imm$
lw	rd,imm(rs1)	load word into register	X[rd] ← M[X[rs1] + sext(imm)] [31:0]
lui	rd,imm	load upper immediate	X[rd] ← imm[31:12] << 12
mret		machine mode exception return	X[rd] ← sext(imm[31:12] << 12)
mv	rd,rsl	move	$X[rd] \leftarrow X[rs1]$
neg	rd,rs2	negate	$X[rd] \leftarrow -X[rs2]$
nop		no operation	nada (PC ← PC + 4)
not	rd,rs2	ones complement	$X[rd] \leftarrow \sim X[rs2]$
or	rd,rs1,rs2	bitwise inclusive OR	$X[rd] \leftarrow X[rs1] \mid X[rs2]$
or	rd,rs1,imm	bitwise inclusive OR immediate	$X[rd] \leftarrow X[rs1] \mid sext(imm)$
ret		return from subroutine	PC ← X1
sb	rs2,imm(rs1)	store byte in memory	M[X[rs1] + sext(imm)] ← X[rs2][7:0]
seqz	rd,rs1	set if equal to zero	$X[rd] \leftarrow (X[rs1] == 0)?1:0$
	rd,rs2	set if greater than zero	$X[rd] \leftarrow (X[rs2] >_s 0) ? 1 : 0$
sh	rs2,imm(rs1)	store halfword in memory	M[X[rs1] + sext(imm)] ← X[rs2][15:0]
SW	rs2,imm(rs1)	store word	M[X[rs1] + sext(imm)] ← X[rs2]
sll	rd,rs1,rs2	logical shift left	$X[rd] \leftarrow X[rs1] \Leftrightarrow X[rs2]$
slli	rd,rs1,shft_amt	logical shift left immediate	$X[rd] \leftarrow X[rs1] << shft_amt$
slt	rd,rs1,rs2	set if less than	$X[rd] \leftarrow (X[rs1] <_s X[rs2]) ? 1 : 0$
slti	rd,rs1,imm	set if less than immediate	$X[rd] \leftarrow (X[rs1] <_s sext(imm)) ? 1 : 0$
sltiu	rd,rs1,imm	set if less than immediate unsigned	$X[rd] \leftarrow (X[rs1] <_u sext(imm)) ? 1 : 0$
sltu	rd,rs1,rs2	set if less than unsigned	$X[rd] \leftarrow (X[rs1] <_u X[rs2]) ? 1 : 0$
sltz	rd,rs1	set if less than zero	$X[rd] \leftarrow (X[rs1] <_s 0) ? 1 : 0$
snez	rd,rs2	set if not equal to zero	$X[rd] \leftarrow (X[rs2] \neq 0)?1:0$
sra .	rd,rs1,rs2	arithmetic shift right	$X[rd] \leftarrow X[rs1] >>_s X[rs2]$
srai	rd,rs1,shft_amt	arithmetic shift right immediate	$X[rd] \leftarrow X[rs1] >>_s shft_amt$
srl	rd,rs1,rs2	logical shift right	$X[rd] \leftarrow X[rs1] >> X[rs2]$
srli	rd,rs1,imm	logical shift right immediate	X[rd] ← X[rs1] >> imm
sub tail	rd,rs1,rs2	subtract	X[rd] ← X[rs1] − X[rs2]
	symbol	tail call	PC ← &symbol X[6] ← some new val

Table 9: RISC-V OTTER Instructions with RTL description.

RISC-V OTTER Immediate Value Generation

Table 10 lists the immediate value format for the RISC-V OTTER.






Table 10: RISC-V OTTER Immediate values based on instruction formats.


Detailed RISC-V OTTER Assembly Instruction Description


The following section lists each of the RISC-V instructions in a detailed format. The instruction details include the following:


- Instruction mnemonic for instructions and pseudoinstructions
- Short instruction description
- Associated RTL statement(s)
- Detailed instruction format (for ABI instructions only)
- Instruction usage example
- An ever-so-helpful "Also See" listing














beqz	branch if equal to zero		(pseudoins	struction: beq)
RTL : $PC \leftarrow PC + sex$	t(imm) if (X[rs1] == 0)	Form:	beqz	rs1,imm

Description: The beqz instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is zero. If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. beqz is a pseudoinstruction based on the beq instruction, and is equivalent to: "beq rs1, x0, imm".

Instruction Format				
		beaz	X10,0ak	# branch to the instruction at the address
		peqz	AIU, Oak	# associated with the Oak label if the value in
		nop		# X10 equals 0
Usage:		nop		# X10=0x0000_0000 PC=0x00DF_0000 (before exec)
Ū		nop		#
		nop		# branch taken
	Oak:	nop		# X10=0x0000 0000 PC=0x00DF 00014 (after exec)

bge	branch if greater than or equal									
RTL: $PC \leftarrow PC + sex$	$t(imm)$ if $(X[rs1] \ge_s X[rs2])$	Forms:	bge	rs1,rs2,imm						

Description: The bge instruction can cause the PC to be modified by adding a signed offset to it if the value in the source registers rs1 is greater than or equal to the value in source register rs2 (both source operands are treated as signed numbers in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value.

Instruction	31		25	-		20	0 19	15 14		12		-		6		-		0
Format	L .	imm[12,10:5]			rs2		rs1	1	0	1	imm	[4:1,11]		1 1	0	0	0	1 1
(B-type)																		
	•																	
		bge	X10,	X11,D	oa	# k	oranch to	the ins	tru	ctio	on at	the	addı	ess				
		- 5 -		,	- 5		associate									in		
						#	X10 is gr	eater t	han	or	equal	. to	the	val	ue	in	X11	
		nop				#	X10=0>	0000 FF	FF	X1:	L=0x80	00 F	FF0	(b	efo	re	exec	:)
Usage:		nop;				#	PC=0x0	F00_0C0	0					(b	efo	re	exec	:)
•		nop				#												
		nop				# k	oranch tak	en										
	Dog:	nop				#	X10=0>	0000_FF	'FF	X1:	L=0x80	00_F	FF0	(a	fte	r e	xec)	
						#	PC=0x0	F00 0C1	4					(a	fte	r e	xec)	

bgeu	branch if greater than or equa	al unsigned	d	
RTL : <i>PC</i> ← <i>PC</i> +	$sext(imm)$ if $(X[rs1] \ge_u X[rs2])$	Forms:	bgeu	rs1,rs2,imm

Description: The bgeu instruction can cause the PC to be modified by adding a signed offset to it if the value in the source registers rs1 is greater than or equal to the value in source register rs2 (both source operands are treated as unsigned numbers). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value.

nstruction Format	31	imm[12,10:		24	rs2	20 19	rs1	15 1	1 1	12	11	imm[4	:1,111	7 6	1	0	0 0	1	0
(B-type)			-										., .						
		bgeu	X10,	X11,Dc	g #		n to th												
					#		ciated is grea				_							V11	
		nop			#		10=0xC0				_						e ez		
Jsage:		nop;			#		C=0x0FE										e ex		
3		nop			#			_											
		nop			#	brancl	n taken												
	Dog:	nop			#	X.	10=0xC0	00_F	FFF	X1	1 = 0	x800	0_FFE	· 0	(af	ter	exe	c)	
					#	P	$C=0\times0FE$	0 053	14						(af	ter	ехе	c)	

bgez	branch if greater than or equa	I to zero	(pseudoins	struction bge)
RTL: PC ← PC + sex	$t(imm)$ if $(X[rs1] \ge_s 0)$	Form:	bgez	rs1,imm

Description: The bgez instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is greater than or equal to zero (the source operand is treated as signed number in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. bgez is a pseudoinstruction based on the bge instruction and is equivalent to "bge rs1, x0, imm".

Instruction Format					
		beqz	X10,Pine	#	branch to the instruction at the address associated with the Pine label if the values in
		nop		#	X10 is greater than or equal to 0
Usage:		nop		#	X10=0x0000 0010 PC=0x012F 0008 (before exec)
0 -		nop		#	
		nop		#	branch taken
	Pine:	nop		#	X10=0x0000 0010 PC=0x012F 001C (after exec)

bgt	branch if greater than		(pseudoin	struction blt)
RTL: PC ← PC + sex	t(imm) if (X[rs1] > _s X[rs2])	Form:	bgt	rs1,rs2,imm

Description: The bgt instruction can cause the PC to be modified by adding a signed offset to it if the value in source register rs1 is greater than the value in source register rs2 (the source operands are treated as a signed numbers in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The bgt instruction is a pseudoinstruction based on the blt instruction, and is equivalent to: "blt rs2,rs1,offset".

Instruction Format						
		bgt	X10,X11,Gum	#	branch to the instruction at the add associated with the Gum label if th	
		nop		#	is greater than the value in X11	
Hoogo		nop		#	X10=0x2000 2003 X11=0x2000 0002	(before exec)
Usage:		nop		#	PC=0x0E31_0004	(before exec)
		nop		#	branch taken	
	Gum:	nop		#	X10=0x2000_2003 X11=0x2000_0002	(after exec)
				#	PC=0x0E31 0018	(after exec)

bgtu	branch if greater than (unsign	ed)	(pseudoinstruction bltu)				
RTL: PC ← PC + sex	t(imm) if (X[rs1] > _u X[rs2])	Form:	bgtu	rs1,rs2,imm			

Description: The bgtu instruction can cause the PC to be modified by adding a signed offset to it if the value in source register rs1 is greater than the value in source register rs2 (the source operands are treated as a unsigned numbers). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The bgtu instruction is a pseudoinstruction based on the bltu instruction and is equivalent to the following: "bltu rs2, rs1, imm".

Instruction Format						
		bgtu	X10,X11,Red	#	branch to the instruction at the add associated with the Red label if th	
		nop nop		#	is greater than the value in X11 X10=0xC000 0002 X11=0xB358 A332	(before exec)
Usage:		nop		#	PC=0x0E31 0014	(before exec)
		nop		#	branch taken	
	Red:	nop		#	X10=0xC000_0002 X11=0xB358_A332	(after exec)
				#	PC=0x0E31_0028	(after exec)

See Also: bltu

bgtz	branch if greater than zero		(pseudoinstruction blt)				
RTL: PC ← PC + sex	t(imm) if (X[rs1] > _s 0)	Form:	bgtz	rs1,rs2,imm			

Description: The bgtz instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is greater than zero (the source operand is treated as a signed number in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register rs1. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The bgtz instruction is a pseudoinstruction based on the blt instruction and is equivalent to "blt X0,rs2,imm".

Instruction Format					
		bgtz	X10, Hog	#	branch to the instruction at the address associated with the Hog label if the value in
		nop		#	X10 is greater than 0
Usage:		nop		#	X10=0x0000_0011 PC=0x0679_000C (before exec)
J		nop		#	
		nop		#	branch taken
	Hog:	nop		#	X10=0x0000 0011 PC=0x0679 0020 (after exec)

See Also: blt, bgtu

ble	branch if less than or equal		(pseudoir	nstruction bge)
RTL: PC ← PC + sex	$t(imm)$ if $(X[rs1] \le_s X[rs2])$	Form:	ble	rs1,rs2,imm

Description: The ble instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register rs1 is less than or equal to the value in source register rs2 (the source operands are treated as signed numbers in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The ble instruction is a pseudoinstruction based on the bge instruction and is equivalent to "bge rs2,rs1,imm".

Instruction Format						
		ble	X10,X11,Hot	#	branch to the instruction at the add associated with the Hot label if th	
		nop		#	is less than or equal the value in	X11
Hoogo		nop		#	X10=0xBEE1 0002 X11=0xBEE1 0002	(before exec)
Usage:		nop		#	PC=0x0E31_001C	(before exec)
		nop		#	branch taken	
	Hot:	nop		#	X10=0xBEE1 0002 X11=0xBEE1 0002	(after exec)
				#	PC=0x0E31 0030	(after exec)

See Also:

bleu	branch if less than or equal (un	signed)	(pseudoins	struction bgeu)
RTL : <i>PC</i> ← <i>PC</i> + se	ext(imm) if $(X[rs1] \le_u X[rs2])$	Form:	bleu	rs1,rs2,imm

Description: The bleu instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register rs1 is less than or equal to the value in source register rs2 (the source operands are treated as signed numbers in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The ble instruction is a pseudoinstruction based on the bgeu instruction and is equivalent to "bgeu rs2,rs1,imm".

Instruction Format						
		bleu	X10,X11,Beg	#	branch to the instruction at the add associated with the Beg label if th	
		nop		#	is less than or equal the value in	
Usage:		nop		#	X10=0xFEE1_7439 X11=0xFEE1_743A	(before exec)
osage.		nop		#	PC=0x7E34_0044	(before exec)
		nop		#	branch taken	
	Beg:	nop		#	X10=0xFEE1_7439 X11=0xFEE1_743A	
				#	PC=0x7E34 0058	(after exec)

blez	branch if less than or equal ze	ero	(pseudoinstruction bge)			
RTL: PC ← PC + sex	$t(imm)$ if $(X[rs1] \leq_s 0)$	Form:	blez	rs1,rs2,imm		

Description: The blez instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is less than or equal to zero (the source operands is treated as signed number in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The blez pseudo instruction is equivalent to "bge x0,rs2,imm".

Instruction Format					
		blez	X10, Nom	#	branch to the instruction at the address associated with the Nom label if the value in
		nop		#	X10 is less than or equal to 0
Usage:		nop		#	X10=0xE000 0010 PC=0x0A34 103C (before exec)
Ū		nop		#	
		nop		#	branch taken
	Nom:	nop		#	X10=0xE000 0011 PC=0x0A34 0050 (after exec)

See Also: bge

blt	branch if less than			
RTL: PC ← PC + sex	$t(imm)$ if $(X[rs1] <_s X[rs2])$	Form:	blt	rs1,rs2,imm

Description: The blt instruction can cause the PC to be modified by adding a signed offset to it if the value in source register rs1 is less than the value in source register rs2 (the source operands are treated as signed numbers in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value.

Instruction	31		25 2	4		20 19		15	14	12	11			7	6				(
Format (B-type)	L .	imm[12,10:5]		rs	2		rs1		1	0	L.,	imm[4:1,11]		1 1	0	0	0	1 ′
		blt	X10,	(11,El:	m #		nch to sociate										in	X10	
		nop			#	is	less t	than t	he v	value	e in	1 X1	1						
Usage:		nop			#		X10=02	KFFFF_	EEE'	7 X1:	1=0×	KFFF.	F_EE	E8	(be	fore	e ez	kec)	
Usaye.		nop			#		PC=0x0)F21_0	000						(be	fore	e ez	kec)	
		nop			#	brar	nch tal	cen											
	Elm:	nop			#		X10=0x	KFFFF	EEE'	7 X1:	1=0×	FFF.	F EE	E8	(af	ter	ехе	ec)	
	1				4		PC=0x0) Tr 2 1 0	011				_		/ a f	ter	0	۱ ۵ ۵	

See Also: bgt

bltz	branch if less than zero		(pseudoins	struction blt)
RTL: PC ← PC + sex	$t(imm)$ if $(X[rs1] <_s 0)$	Form:	bltz	rs1,imm

Description: The bltz instruction can cause the PC to be modified by adding a signed offset if the value in the source register is less than zero (the source operand is treated as a signed number in 2's complement format). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. The bltz instruction is a pseudoinstruction based on the blt instruction and is equivalent to "blt rs1, x0, imm".

Instruction Format						
		bltz	X10,Mug		ranch to the instruction	
		nop			associated with the Mug is less than 0	label if the value in X10
		nop		#	X10=0x8000 0001	(before exec)
Usage:		nop		#	PC=0x0F21 000C	(before exec)
		nop		# b	ranch taken	
	Mug:	nop		#	X10=0x8000 0001	(after exec)
				#	PC=0x0F21 0020	(after exec)

See Also: blt

bltu	branch if less than (unsigned)			
RTL: PC ← PC + sex	$t(imm)$ if $(X[rs1] <_u X[rs2])$	Form:	bltu	rs1,rs2,imm

Description: The bltu instruction can cause the PC to be modified by adding a signed offset if the value in source register rs1 is less than the value in source register rs2 (the source operands are treated as unsigned numbers). If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value.

Instruction	31		25 24		20 19 15 14		6 0
Format (B-type)	L.	imm[12,10:5]		rs2	rs1 1	1 0 imm[4:1,11]	1 1 0 0 0 1 1
		bltu	X10,X11,	Pig # # #	associated with X10 is less tha	struction at the ac the Pig label if t n the value in X11 FFF X11=0xE000 FFF	the value in
Usage:		nop		#	PC=0x0FE3 07	00	(before exec)

bne	branch if not equal	branch if not equal						
RTL : <i>PC</i> ← <i>PC</i> + s	ext(imm) if $(X[rs1] \neq X[rs2])$	Form:	bne	rs1,rs2,imm				

Description: The **bne** instruction can cause the PC to be modified by adding a signed offset to it if the value in the two source registers are not equal. If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not either source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value.

Instruction Format (B-type)	31	imm[12,10	25 24 0:5] rs2		20 19 15 14 12 11 rs1 0 0 1 1	7 6 imm[4:1,11] 1	1 0 0 0 1 1
		bne	X20,X21,Bob	#	branch to the instruction	n at the addr	ess
			,,	#	associated with the Juni		
				#	X20 is not equal to the	value in X21	
		nop		#	X20=0x0000_FFFF X21=	=0x8000_FFFF	(before exec)
Usage:		nop		#	PC=0x0FE3_2800		(before exec)
		nop		#			
		nop		#	branch taken		
	Bob:	nop		#	X20=0x0000_FFFF X21=	=0x8000_FFFF	(after exec)
				#	PC=0x0FE3_2814		(after exec)

bnez	branch if not equal to zero		(pseudoins	(pseudoinstruction bne)			
RTL: PC ← PC + sex	t(imm) if (X[rs1] ≠ 0)	Form:	bnez	rs1,imm			

Description: The bnez instruction can cause the PC to be modified by adding a signed offset to it if the value in the source register is not equal to zero. If the condition evaluates as true, the branch is taken (the address of the next instruction to executed is loaded into the PC); otherwise, the PC advances normally. This instruction can only change the PC and not the source register. The branch address is formed by sign-extending the 12-bit immediate value to 32-bits before being added to the PC. This is a PC-relative branch; the resulting PC value can increase or decrease based on the sign of the immediate value. bnez is a pseudoinstruction based on the bne instruction and is equivalent to: "bne rs1,x0,imm".

```
Instruction
 Format
                             X20,Who
                                         # branch to the instruction at the address
                    bnez
                                           associated with the Junk label if the value in
                                           X20 is not equal to 0
                                              X20=0x0000 FF3F
                                                                     (before exec)
                   nop
Usage:
                                              PC=0x0AA3 3900
                                                                    (before exec)
                    nop
                   nop
                   nop
                                        # branch taken
                                              X20=0x0000 FF3F X11=0x8000 FFFF (after exec)
             Who:
                   nop
                                              PC=0x0AA3 3914
                                                                                 (after exec)
See Also: bne
```

call	branch to subroutine		(pseudoins	truction – auipc, jalr)
RTL : <i>X[rd]</i> ← <i>PC</i> + 8;	PC ← &symbol	Forms:	call call	rd,symbol symbol

Description: The call instruction is a pseudoinstruction used to transfer program control to another location in program memory. The call instruction causes the assembler the assembler to issue two ABI instructions: auipc & jalr; these two instructions formulate a 32-bit value that is loaded into the PC (thus forming an absolute address). The destination register rd is overwritten with the return value, which is the address value of the instruction two instruction slots after the call instruction. The call instruction uses X1 as the destination register if a register is not included as an operand in the call instruction.

Instruction Format	1			
		call	X1,Sue	# branch to the instruction at the address
				<pre># associated with the Sue; store return address in X1 # X1=0x0044 2220 PC=0x0FD3 1494 (before exec)</pre>
Jsage:		nop nop		# X1-0X0044_2220
_		nop		#
	Sue:	nop		# X1=0x0FD3 149C PC=0x0FD3 14A4 (after exec)

csrr		control & status register read		(pseudoinst	ruction csrrs)
RTL: X[rd] ←	CSRs[c	sr]	Form:	csrr	rd,csr
Description:					
Instruction Format					
Usage:	; wewe				
See Also:					
	"	<u> </u>	<u>"</u>		<u> </u>

csrrc		control & status register read	and clear			
RTL: X[rd] ←	- CSRs[c	sr]; CSRs[csr] ← X[rd] & ~X[rs1]	Form:	csrrc	rd,csr,rs1	
Description	:					
Instruction Format (B-type)						
Usage:	; wewe					
See Also:						

csrw		control & status register clear	immed	(pseudoins	struction csrrw)
RTL: CSRs[csr]	7 ← CS	GRs[csr] & ~immed	Form:	csrw	csr,rs1
Description:					
Instruction Format					
Usage: ;-	ewe				
See Also:					

j	uncon	ditional branch		(pseud	loinstruction jal)
RTL: PC ← PC	C + sext(imm)		Form:	j	imm
unconditional by version of the i	oranch instruction mmediate value	on that modifies the	e PC by adding t program execution	he curren on to the a	ne j instruction is an t PC value to a sign-extended address of an instruction that is , imm".
Instruction					
Format					

jal	unconditional branch with offs	et			
RTL : <i>X[rd]</i> ← <i>PC</i> + 4,	PC ← PC + sext(imm)	Form:	jal jal	rd,imm imm	

Description: The jal instruction is an unconditional branch instruction that modifies the PC by adding an immediate value to it, which transfers program execution to the address of an instruction that is not the "next" instruction. The jal instruction writes the address of the instruction after jal to the destination rd. The instruction then sign extends the 20-bit immediate value, adds it to the current PC, and then loads the result into the PC. The jal instruction is a PC-relative unconditional branch; the resulting PC value can increase or decrease based on the sign of the immediate value. If the destination operand rd is omitted from the jal instruction, the assembler will use X1 as the destination register.

Instruction Format	31		25 24			2 11 7 6 (
(J-type)			im	m[20,10:	1,11,19:12]	rd 1 1 0 1 1 1 1
		jal	X8,Emu	#	branch to the instructi	on at the address
				#	next instruction in PC	-
		nop		#	X8=0xE000 FFFF	(before exec)
I		nop		#	PC=0x00EF 0500	(before exec)
Usage:					=	
Jsage:		nop		#		
Usage:	Emu:	_		#	X8=0x00EF 0504	(after exec)

See Also: jalr, j, call, ret

```
jalrunconditional branch with offset & linkRTL: X[rd] \leftarrow PC+4; PC \leftarrow (X[rs1] + sext(imm)) & ~1Form:jalr rd, imm(rs1) imm(rs1)
```

Description: The jalr instruction is an unconditional branch instruction that modifies the PC by overwriting it with a summation of the source register value and an immediate value, which transfers program execution to the address of an instruction that is not the "next" instruction. The jalr instruction writes the address of the instruction after <code>jalr</code> to the destination rd. The instruction sign extends the 20-bit immediate value, multiplies it by two, and then clears the LSB before adding it to the value in the source register; the resulting value is loaded into the PC, which ensures instruction access from program memory must happen on halfword boundaries. If the destination operand rd is omitted, the jalr instruction assumes the destination operand to be X1. When <code>jalr</code> is used to transfer program control from subroutines back to calling code, the destination register is assigned but not used.

Instruction Format (I-type)	31	25 24 imm[11:0]	20	19 rs1	15 14 0 0	12 11	rd	6 1 0 0 1 1	0 1 1
Usage:	jalr	X4,4(X1)	# ju # #	mp to addres X1=0x0045_ PC=0x00E4_	FF00			ister (before exec) (before exec)	
			#	X1=0x0045 PC=0x0022		X4=0x001	E4_0524	(after exec) (after exec)	

jr	unconditional	branch to register	address	(pseudoi	nstruction jalr)
RTL: PC ← X[rs1	1		Form:	jr	rs1
unconditional braining register, which tra	nch instruction tha insfers program ex	struction based on th t modifies the PC by kecution to the addre s jr instruction is equi	overwriting i ss of an insti	t with the ruction that	value in the source at is not the "next"
Instruction Format					
•					
Usage:	jr X1	# jump to addre # X1=0x0017 # PC=0x00E3 # X1=0x0017 # PC=0x0017	_FB00 _7500 _FB00	d in X1 r	egister (before exec) (before exec) (after exec) (after exec)
See Also: jalr,	jal				

la	load absolute address of symb	(pseudo	pinstruction – auipc & addi)	
RTL: X[rd] ← &symbo	ol	Form:	la	rd,symbol

Description: The la is a pseudoinstruction which causes the assembler to issue two ABI instructions: auipc & addi. The auipc instructions loads the upper 20 bits of the address associated with the label into the destination register rd (the 12 LSBs are zeroed); the addi instruction loads the 12 lower bits of the label by adding the immediate value of the addi instruction to the destination register rd, which contains the upper 20-bits set by the auipc instruction. The assembler takes care of the lower-level address formatting details.

Usage: | See Also: lw, sw | Instruction | I

lb	load byte			
RTL: X[rd] ← sext(M	Form:	lb	rd,imm(rs1)	

Description: The 1b is a memory access instruction that loads a byte from memory into a specified register. The 1b instruction forms the address of the data to be loaded from memory by sign-extending the 12-bit immediate value and adding it to the value specified in source register rs1. The single byte read from memory is sign-extended before being loaded into the destination register rd.


nstruction Format (I-type)	31	25 24 imm[11:0]		0 19	rs1	0	0	0		rd		0	0	0 0	0	1 1
	lb	X10,-8(X20)		d byte										y th	ie	
			# im:	mediate			d sc	uro	ce r	egıs	ter				- \	
			#	X20=0x	_								fore			
			#	X10=0x									fore			
Jsage:			#	M[0x00	TO_FBC	T]=(JXF'3	5				(be	fore	exe	ec)	
			# X20=0x0010 FB20									(after exec)				
			# X10=0xFFFF FFF3									(after exec)				
			#	M[0x00	10 FBC	11=)xF3	3				(af	ter	exec	:)	


RTL : $X[rd] \leftarrow M[x]$	[X[rs1] + sext(imm)] [7:	0]	Form:	lbu	rd,imm(rs1)
register. The 1buthe 12-bit immed	u instruction forms the	address t to the	of the data to value specified	be loaded fr I in source r	om memory into a specified rom memory by sign-extending egister rs1. The single byte read egister rd.
Instruction Format (I-type)	31 <u>25 24</u> imm[11:0]		20 19 1 rs1	5 14 12 11	rd 0 0 0 0 1 1
Usage:	1bu X10,-8(X20)			and source 09 00]=0xF3	dress specified by the register (X20) (before exec) (before exec) (before exec) (after exec) (after exec)

lh		load halfword					
RTL : <i>X[rd]</i> ← s	sext(M[X[rs1] + sext(imn	n)] [15:0])	Form:	1h	rd,imm(rs1)	
a specified reg extending the	ister. Th 12-bit im	ne 1h instruction nmediate value a	forms the addres nd adding it to the	s of the da e value spe	ta to be lo ecified in s	wo bytes) from memory paded from memory by s cource register rs1. The estination register rd.	
Instruction Format (I-type)	31	25 24 imm[11:0]	20 19 rs	15 14	0 1	rd 0 0 0 0 0	0 1 1
Usage:	11	n X10,4(X12)	# immediate v # X12=0x02 # X10=0x01	value and 21F_FB05 DE2_75AA F_FB09]=0x	source re	ddress specified by the gister (X20) (before exec) (before exec) (before exec) (after exec) (after exec)	е
See Also: 1hu,	lb, l	W	# M[0x0010)_FB09]=0x	DEAD	(after exec)	

lhu		loa	ıd halfword เ	unsign	ed								
RTL: X[rd] ←	- M[X[rs	1] +	sext(imm)] [1	5:0]			Form:		lhu	1	d,imm	(rs1)	
a specified re extending the	egister. T e 12-bit i	he 1 mme	a memory aco hu instruction diate value a ry is zero-ext	n forms	s the a ling it t	ddres to the	s of the	e data speci	a to b fied ir	e Ìoad sour	ed from	n memoi ster rs1.	y by sign The
Instruction Format (I-type)	31		25 24 imm[11:0]		20 19	rs1	15 14	0 1	2 11	rd	7 6	0 0 0	0 1 1
Usage:]	-hu	X10,4(X12)		mmedia X12= X10=	ate va =0x021 =0x0DE		d sou	irce i		er (X12 (bef	cified b 2) Tore exe Fore exe	c)
				# # #	X10=	=0×000	F_FB00 0_DEAD FB04]=)	AD		(aft	er exec er exec	:)

li		load immed	diate			(pseud	oinstruc	tion – a	ıddi)
$RTL \colon X[\mathit{rd}] \leftarrow \mathit{in}$	าฑ				Form:	li	rd,	imm	
Description: The pseudoinstruction							•		
Instruction Format			•			9			






mret		machine mode exception		
RTL: X[rd] ←	sext(im	m[31:12] << 12)	Form:	mret
Description:				
Instruction Format (R-type)				
Usage:	; wewe			
See Also:				


mv		move			(pseudoin	struction –	addi)
RTL: X[rd] ←	X[rs1]			Form:	mv :	rd,rs1	
contents of th	e source	register rs1 into	uction based on the other destination reserving to the destination reserving to the	egister rd.	The conten	ts of the so	•
Instruction Format							
Usage:	mv	x10,X11	# copy the con # destination # X10=0x0211 # X10=0x034!	n register F_3B0D X1	X10 1=0345_6682	A (before	e exec)
See Also: add	i			_	1=0345_668		


neg	ne	egate			(pseudoi	nstruction – sub)
RTL : <i>X[rd]</i> ← - <i>X</i>	([rs2]			Form:	neg	rd,rs2
•	places th	ne result in th	ne destination regis		•	nt on the context of the source uction is equivalent to the
Instruction Format						

nop		no operat	ion	(pseudoinstruction – addi)		
RTL: nada (P	C ← PC	+ 4)		Form:	nop	
					nothing other than advanding instruction: "addi	cing the PC by x0,x0,0".
Instruction Format						
Usage:	n	op	# do nothing (be li # PC=0x0A1E_3B00 # PC=0x0A1E_3B04	(be	fore exec)	
See Also: add	i					

not		ones comple	ement		(pseudoii	nstruction – xori)
RTL: X[rd] ←	~X[rs2]			Form:	not	rd,rs2
content of the	source re	egister rs2 an	•	n the dest	ination regi	it (toggles all bits) on the ister rd. The not instruction
Instruction Format						
Usage:	not	X14,X15	#	and copie:	s result to x5555_5555	o destination register X14 (before exec)







ret	return from subroutine		(pseudoinstruction jalr)
RTL : <i>PC</i> ← <i>X</i> [1]		Form:	ret


Description: The ret is a pseudoinstruction that is used to transfer program control form the end of a subroutine back the calling code (from the callee back to the caller). The ret instruction only works when the return address has been stored in register X1 (ra), which by convention is considered the return address register. The ret instruction is equivalent to the following instruction: "jalr x0,0 (x1)".


Usage: # return from subroutine # X1=0x0236_FE30 PC=0x0323_3434 (before # X1=0x0236_FE30 PC=0x0236_FE30 (after e	·	ge:


sb		Store	e byte	in mem	nory				
RTL: M[X[rs	:1] + s	ext(im	m)] ←	– X[rs2][7:0]	Form:	sb	rs2,imm(rs1)
in memory at contents of the	t the a	iddress urce re	s forme gister	ed by sig rs1. The	n-exte byte t	ending the 12-b	it immediat the eight L	e value and a SBs of the so	n source register rs2 dding it to the urce register rs2.
Instruction Format (S-type)	31	imm	ı[11:5]	25 24	rs2	20 19 rs1	15 14 12	11 7 imm[4:0]	6 0 0 1 0 0 1 1 1
Usage:		sb	X14	,8(X15)	# # # #	tore the 8 L3 address spec: X14=0x0000_43 M[0x0000_234] X14=0x0000_43 M[0x0000_234]	ified by 591 X15=0 D]=0x11 591 X15=0	X15 and the x0000_2345	offset

seqz	Set if equal	I to zero		(pseudoins	truction sltiu)	
RTL: $X[rd] \leftarrow (X[rs1])$	/ == 0)?1:0		Form:	seqz	rd,rs1	
Description: The se equals 0, the destination treats the instruction does not on the sltiu instruction	ion register rd source operan hange the sou	I is set to 1; otherwise nd as a signed numbe urce operand. The se	e the destirers in two's	nation registe complemention is a pse	er is set to 0. The se at format. The seqz	qz
Instruction Format						
Usage:	qz X10,X12	# if the value in # otherwise 0 is v # # X10=0x1812_DD74 # X10=0x0000_0001	written to X12=0x100	x10. 0 0001 (be	efore exec)	
See Also: slt, slti	ı					


sgtz	Set if great	er than zero		(pseudoinstruction slt)					
RTL : <i>X[rd]</i> ← (<i>X[rs2</i>]>s 0)?1:0		Form:	sgtz	rd,rs2				
equals 0, the destination instruction treats the instruction does not	tion register rd source operan change the sou	l is set to 1; otherwise nd as a signed numbe	e the destirers in two's eqz instruc	nation regis compleme tion is a pse	rs1 to 0; if the value in rs1 ter is set to 0. The seqz ent format. The seqz eudoinstruction based on				
Instruction Format									
Usage:	tz X10,X12	# if the value in # is written to X # # X10=0x1812_DD74 # X10=0x0000_0000	X10; other X12=0x800	wise 0 is t	written to X10.				
See Also: slt, slti	u								







slli		log	ical	shi	ft let	ft im	med	diate	Э														
RTL: X[rd] ←	X[rs1] <<	shft	t_an	nnt			ı	Fori	m:			s	11i		r	d,r	s1,	sh	ft_	_amr	nt	
Description: specified by the destination re-	ne 5-b	it shf	ft_ar	mnt	valu	e, re	plac	es v	aca	ated	bits	by 2	zerc	, th	en s	tore	s the	eres	sult	in	he	imes	
Instruction Format (I-type)	0 0	0 0	0 (0 0	25 2	_	ft_amr	-	19	rs1	1	15	0 0	12	11	rd		7 6	0	1	0 (0 1	0
Usage:	s	11i	X1	5, X1	.8,16	# # #	left by X15= X15=	the =0x0	imr F13_	media _AD3	ate 4 X1	val 8=0	ue x23	(shf 7F_3	t_ar 8C11	nnt)		ore re e	re	sult c)		x15	
See Also: sll	, srl	, sr	: :li			.,																	




slti	Set if less than immediate			
RTL: $X[rd] \leftarrow (X[rs1])$] < _s sext(imm)) ? 1 : 0	Form:	slti	rd,rs1,imm

Description: The slti instruction compares the value of the source register rs1 with the immediate value; if the value in the source register is less than the immediate value, the destination register rd is loaded to 1; otherwise the destination register is loaded with 0. The slti sign-extends the 12-bit immediate value before the comparison; both source operands are interpreted as signed values in two's complement format. The slti instruction does not change the source operand.

Instruction Format (I-type)	31 25 24 20 19 15 14 12 11 7 6 0 imm[11:0] rs1 0 1 0 rd 0 0 1 0 0 1 1
	slti $X10,X13,-12$ # if the value in $X13$ is less than the immediate value (-12) ,
Usage:	slti X10,X13,-12 # if the value in X13 is less than the immediate value (-12),
3.1.3	# X10=0x1845_AD74 X13=0xFFFF_FFF5 (before exec) # X10=0x0000_0000 X13=0xFFFF_FFF5 (after exec)
See Also:	

sltiu	Set if less than immediate uns	signed		
RTL : $X[rd] \leftarrow (X[rs1])$] <u)="" 0<="" 1="" :="" ?="" sext(imm)="" th=""><th>Form:</th><th>sltiu</th><th>rd,rs1,imm</th></u>	Form:	sltiu	rd,rs1,imm


Description: The sltiu instruction compares the value of the source register rs1 with the immediate value; if the value in the source register is less than the immediate value, the destination register rd is loaded to 1; otherwise the destination register is loaded with 0. The sltiu zero-extends the 12-bit immediate value before the comparison; the sltiu instruction interprets both source operands as unsigned values. The sltiu instruction does not change the source operand.





sltu		Sef	t if le	ess t	han	un	sigr	nec	j															
RTL: X[rd] ←	- (X[r	's1] <	< _u X[I	rs2]) ? 1	: 0			For	m:				sl	tu		r	d,r	s1,	rs2	2			
Description: less than the 0. The sltu not change e	value instru	in re	s2, th	e de	estina ts bo	atio	n re	gis	ter r	d is	set	to 1	l; ot	her	wise	e the	de	stin	atio	n re	gist	ter is	set t	to
Instruction Format (R-type)	0 0	0 0	0 0	0	25 24	<u> </u>	rs2		20 19		rs1	, 15	0	1	12 1	1 ,	rd		7 6	1	1	0 0	1 1	1
Usage:	sl	tu.	X10	•	, X13 # X1 # X1	# # _0=0:	1 i x181	is :	load AD74	ed t	to X 2=0x	10; FFF	oth F FE	nerv FFF	ise X13	0 i =0xE	s l	oad	ed t FE	o X (be	10 for	, e exe	/	
See Also:																								


sltz	Set if less th	an zero		(pseudoins	struction slt)	
RTL : $X[rd] \leftarrow (X[rs1])$] <s0)?1:0< th=""><th></th><th>Form:</th><th>sltz</th><th>rd,rs1</th><th></th></s0)?1:0<>		Form:	sltz	rd,rs1	
Description: The siles source register is less operand is treated as is equivalent to "slt operand.	s than zero; oth s a signed binar	erwise a 0 is writter y number in two's co	to the des	stination reg t format. Th	ister rd. The sour e s1tz pseudo in	ce struction
Instruction Format						
Usage:	ltz X11,X15	# if the value in # 1 is loaded to # # X11=0x1845_ED74 # X11=0x0000_0000	x11; oth X15=0x8	erwise 0 is	s loaded to X11 (before exec) (after exec)	
See Also: snez, slt	, sltu	_				


snez		Set if not eq	ual to zero		(pseudoins	struction sltu)
RTL: X[rd] ←	(X[rs2] ;	≠0)?1:0		Form:	snez	rd,rs2
source register pseudoinstruc	er is not e ction work	equal to zero; on the si		ten to the o	destination in the snez ps	
Instruction Format						
Usage:	sne	z X12,X20		x12; oth 4 x20=0x0	erwise 0 is	loaded to X12 (before exec)












tail		tail call			
RTL: PC ←	&symbol	; X[6] ← some_new_val	Form:	tail	symbol
Description:					
Instruction Format (R-type)					
Usage:	hlah h	lah blah			
See Also:	Dian D	Tan Stan			

bitwi	se exclusive OR			
X[rd1] ^ X[rc	[2]	Form:	xor	rd,rs1,rs2
rs2 and the	n stores the result i	in the destination	register rd.	The xor instruction does not
0 0 0 0	25 24 rs2	20 19 15 rs1	14 12 11	rd 0 1 1 0 0 1 1
or X1	# X15	& X16 and store 2 AD34 X15=0x00	s result in	destination register X14
	X[rd1] ^ X[rd The xor inst x rs2 and the value in the	or X14,X15,X16 # perform x15	The xor instruction performs a bitwise exclusive rs2 and then stores the result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the source registers unless a source result in the destination value in the source registers unless a source result in the destination value in the source registers unless a source result in the source regi	X[rd1] ^ X[rd2] Form: xor The xor instruction performs a bitwise exclusive OR between the result in the destination register rd. In the source registers unless a source register is also a source register is also a source register.



RISC-V OTTER Assembly Language Style File

Figure 7 shows an example assembly language program highlighting respectable RAT assembly language source code appearance.

Figure 7: Example RISC-V OTTER assembly language code showing required coding style.