x86_32 Instruction Set (ver 2.0)

• Data Transfer Instructions (General):

Mnemonic	Format	Operation	Flags Affected
MOV	MOV r/m, r/m/i	r/m ← r/m/i	None
LEA	LEA r16_32, m	r16_32 ← EA(m)	None
XLAT	XLAT	$AL \leftarrow [(E)BX+ZeroExtend(AL)]$	None
CMOVcc	CMOVcc r16 32, r/m16 32	if (cc)then r16_32 ←r/m16_32	None

• Data Transfer Instructions (Exchange):

- Dala Ilai	bala hansiei inshochons (Exchange).				
Mnemonic	Format	Operation	Flags Affected		
XCHG	XCHG r/m, r/m	r/m ↔ r/m	None		
BSWAP	BSWAP r32	TEMP ← r32;	None		
		$r32[7:0] \leftarrow TEMP[31:24];$			
		$r32[15:8] \leftarrow TEMP[23:16];$			
		$r32[23:16] \leftarrow TEMP[15:8];$			
		$r32[31:24] \leftarrow TEMP[7:0];$			
XADD	XADD r/m, r	TEMP \leftarrow r + r/m;	All status flags		
		r ←r/m; r/m←TEMP			
CMPXCHG	CMPXCHG r/m, r	if $AL/AX/EAX = r/m$	All status flags		
		then r/m ← r			
		else AL/AX/EAX ←r/m			
CMPXCHGS8	CMPXCHGS8 m64	if EDX:EAX = m64	ZF only		
		then m64 ←ECX:EBX	*Not affected:		
		else EDX:EAX ← m64	CF, OF, SF, AF, PF		

• Data Transfer Instructions (Data type conversion):

Data transfer menoritorio (Data 1/po convencio).				
Mnemonic	Format	Operation	Flags Affected	
CBW	CBW	AH \leftarrow SignExtend(AL)	None	
CWDE	CWDE	EAX \leftarrow SignExtend(AX)	None	
CWD	CWD	$DX \leftarrow SignExtend(AX)$	None	
CDQ	CDQ	EDX ← SignExtend(EAX)	None	
MOVSX	MOVSX r16_32, r/m8_16	R16_32 ←	None	
		SignExtend(r/m8_16)		
MOVZX	MOVZX r16_32, r/m8_16	R16_32 ←	None	
		ZeroExtend(r/m8_16)		

• Data Transfer Instructions (Stack):

bala fransier instructions (stack).			
Mnemonic	Format	Operation	Flags
			Affected
PUSH	PUSH r/m/i16	(E)SP \leftarrow (ESP) - 2; [SS:(ESP)] \leftarrow r/m/i16	None
	PUSH r/m/i32	(E)SP \leftarrow (ESP) - 4; [SS:(ESP)] \leftarrow r/m/i32	
POP	POP r/m16	$r/m16 \leftarrow [SS:(ESP)]; (E)SP \leftarrow (ESP) + 2$	None
	POP r/m32	$(r/m32 \leftarrow [SS:(ESP)]; E)SP \leftarrow (ESP) + 4$	
PUSHA	PUSHA	TEMP \leftarrow SP; PUSH(AX); PUSH(CX); PUSH(DX);	None
		PUSH (BX); PUSH(TEMP); PUSH(BP); PUSH(SI); PUSH(DI)	
PUSHAD	PUSHAD	TEMP ← ESP; PUSH(EAX); PUSH(ECX); PUSH(EDX); PUSH	None
		(EBX); PUSH(TEMP); PUSH(EBP); PUSH(ESI); PUSH(EDI)	
POPA	POPA	DI \leftarrow pop(); SI \leftarrow pop(); BP \leftarrow pop(); (E)SP+2;	none
		$BX \leftarrow pop(); DX \leftarrow pop(); CX \leftarrow pop(); AX \leftarrow pop()$	
POPAD	POPAD	EDI \leftarrow pop(); ESI \leftarrow pop(); EBP \leftarrow pop(); (E)SP+4;	none
		EBX \leftarrow pop(); EDX \leftarrow pop(); ECX \leftarrow pop(); EAX \leftarrow pop()	

• Data Transfer Instructions (Segment register):

Mnemonic	Format	Operation	Flags Affected
LDS	LDS r16, m32	r16 ← m32; DS ← m32+2	None
	LDS r32, m48	r32 ← m48; DS ← m48+4	
LES	LES r16, m32	rl6 ← m32; ES ← m32+2	None
	LES r32, m48	r32 ← m48; ES ← m48+4	
LFS	LFS r16, m32	rl6 ← m32; FS ← m32+2	None
	LFS r32, m48	r32 ← m48; FS ← m48+4	
LGS	LGS r16, m32	r16 ← m32; GS ← m32+2	None
	LGS r32, m48	r32 ← m48; GS ← m48+4	
LSS	LSS r16, m32	r16 ← m32; SS ← m32+2	None
	LSS r32, m48	r32 ← m48; SS ← m48+4	

• Binary Arithmetic Instructions

	Format	Operation	
Mnemonic	Format	Operation	Flags Affected
ADD	ADD r/m, r/m/i	r/m ← r/m + r/m/i	all status flags
ADC	ADC r/m, r/m/i	$r/m \leftarrow r/m + r/m/i + CF$	all status flags
ADCX	ADCX r32, r/m32	R32 ← r32 + r/m32 + CF	CF; *not affected: OF, SF, ZF,
ADOX	ADOX r32, r/m32	R32 ← r32 + r/m32 + OF	AF, PF; OF; *not affected: CF, SF, ZF, AF, PF;
INC	INC r/m	r/m ← r/m + 1	OF, SF, ZF, AF, PF; *not affected: CF
SUB	SUB r/m, r/m/i	r/m ← r/m - r/m/i	all status flag
SBB	SBB r/m, r/m/i	$r/m \leftarrow r/m - (r/m/i + CF)$	all status flags
СМР	CMP r/m, r/m/i	r/m - r/m/i (result discarded)	all status flag
DEC	DEC r/m	r/m ← r/m – 1	OF, SF, ZF, AF, PF; *not affected: CF
NEG	NEG r/m	r/m ← 0 - (r/m)	all status flags
MUL	MUL r/m	AX ← AL*r/m8 DX:AX ← AX*r/m16 EDX:EAX ← EAX*r/m32	CF, OF; *undefined: SF, ZF, AF, PF
IMUL	IMUL r/m	AX ← AL*r/m8	CF, OF;
(1-operand)		DX:AX ← AX*r/m16 EDX:EAX ← EAX*r/m32	*undefined: SF, ZF, AF, PF
IMUL (2-operand)	IMUL r16, r16/m16/i8_16 IMUL r32, r32/m32/i	r16 ← truncate(r16*r16/m16/i8_16) r32 ← truncate(r32*r32/m32/i_8_16_32)	CF, OF; *undefined: SF, ZF, AF, PF
IMUL (3-operand)	IMUL r16, r16/m16, i8_16 IMUL r32, r32/m32, i	r16 ← truncate(r16/m16 * i8_16) r32 ← truncate(r32/m32 * i_8_16_32)	CF, OF; *undefined: SF, ZF, AF, PF
DIV	DIV r/m	AL ← AX div r/m8 AH ← AX mod r/m8 AX ← DX:AX div r/m16 DX ← DX:AX mod r/m16 EAX ← EDX:EAX div r/m32 EDX ← EDX:EAX mod r/m32	All status flags undefined
IDIV	IDIV r/m	AL ← AX div r/m8 AH ← AX mod r/m8 AX ← DX:AX div r/m16 DX ← DX:AX mod r/m16 EAX ← EDX:EAX div r/m32 EDX ← EDX:EAX mod r/m32	All status flags undefined

• Decimal Arithmetic Instructions

	1	Instructions	
Mnemonic	Format	Operation	Flags Affected
DAA	DAA	The instruction will adjust the result in	CF, AF, SF, ZF, PF
		register AL as follows:	* undefined: OF
		If the lower nibble is greater than	
		9 or AF = 1 then	
		$AL \leftarrow AL + 06h, AF \leftarrow 1$	
		If the upper nibble is greater than	
		9 or CF = 1 then	
		$AL \leftarrow AL + 60h, CF \leftarrow 1$	
DAS	DAS	The instruction will adjust the result in	CF, AF, SF, ZF, PF
		register AL as follows:	* undefined: OF
		if the least significant nibble is	
		greater than 9 or AF = 1 then	
		$AL \leftarrow AL - 06h, AF \leftarrow 1$	
		If the most significant nibble is	
		greater than 9 or CF = 1 then	
		$AL \leftarrow AL - 60h, CF \leftarrow 1$	45.05
AAA	AAA	The instruction will adjust the result in	AF, CF
		register AL as follows: if the least	*Undefined: OF, SF, ZF, PF
		significant nibble is greater than 9 or	
		AF=1, then 6 is added to AL, and 1 is	
		added to AH. Both AF and CF are set	
		to 1.	
		If no adjustment is made both AE	
		If no adjustment is made, both AF and CF are set to 0.	
		and Craie ser to 0.	
		 Regardless of the value of the least	
		significant nibble of register AL, the	
		most significant nibble is always	
		zeroed out.	
AAS	AAS	The instruction will adjust the result in	AF, CF
7/73	7.7.3	register AL as follows: if the least	*Undefined: OF, SF, ZF, PF
		significant nibble is greater than 9 or	011de1111ed. 01, 31, 21, 11
		AF = 1, then 6 is subtracted from AL,	
		and 1 is subtracted from AH.	
		and his soon dered norm 700.	
		If no adjustment is made, both AF	
		and CF are set to 0.	
		Regardless of the value of the least	
		significant nibble in register AL, the	
		most significant nibble is always	
		zeroed out.	
AAM	AAM	AH ← AL div 0Ah	SF, ZF, PF
(no operand)		AL ← AL mod 0Ah	*undefined: CF, AF, OF
AAM	AAM i8	AH ← AL div i8	SF, ZF, PF
(1-operand)		AL ← AL mod i8	*undefined: CF, AF, OF
AAD	AAD	$AL \leftarrow AH*0Ah + AL$	SF, ZF, PF
(no operand)		AH ← 0	*undefined: CF, AF, OF
AAD	AAD i8	AL ← AH*i8 + AL	SF, ZF, PF
(1-operand)		AH ← 0	*undefined: CF, AF, OF

Control Transfer Instructions

Mnemonic	Format	Operation	Flags Affected
JMP	JMP short rel8	Jump to the address specified	None
	JMP near rel16	by the operand. The prefix	
	JMP r/m16_32	short and near are optional.	
Jcc	Jcc short rel8	If the specified condition cc is	None
	Jcc near rel16	true then jump to the address	
		specified in the operand;	
		otherwise, the next instruction	
		is executed. The prefix short	
		and <i>near</i> are optional.	
LOOP	LOOP rel8	(E)CX ← (E)CX -1	None
		if (E)CX < > 0 then jump to the	
		address specified by the	
		operand; otherwise execute	
		the instruction following LOOP.	
LOOPE/	LOOPE rel8	$(E)CX \leftarrow (E)CX - 1$	None
LOOPZ	LOOPZ rel8	if (E)CX < > 0) and (ZF = 1)	
		then jump to the address	
		specified by the operand;	
		otherwise execute the	
		instruction following	
LOODNIE (10005	LOOPE/LOOPZ.	NI
LOOPNE/	LOOPE rel8	$(E)CX \leftarrow (E)CX - 1$	None
LOOPNZ	LOOPZ rel8	if (E)CX < > 0 and (ZF = 0) then jump to the address	
		specified by the operand;	
		otherwise execute the	
		instruction following	
		LOOPNE/LOOPNZ.	
JCXZ	JCXZ rel8	if $CX = 0$ then jump to the	None
30,12	30/12 1010	address specified by the	1.101.10
		operand.	
JECXZ	JECXZ rel8	if $ECX = 0$ then jump to the	None
		address specified by the	-
		operand.	
CALL	CALL rel16	The return address is saved	None
	CALL r/m16_32	onto the stack then jump to	
		the address of the subroutine	
		specified by the operand.	
RET	RET	Transfers program control to a	None
	RET i16	return address located on the	
		top of the stack.	
		The optional i16 is added to	
		register (E)SP after restoring	
		the return address.	

• Flag Transfer Instructions

Mnemonic	Format	Operation	Flags Affected
LAHF	LAHF	AH ← SF ZF 0 AF 0 PF 1 CF	None
SAHF	SAHF	SF ZF 0 AF 0 PF 1 CF ← AH	SF, ZF, AF, PF, CF
CLC	CLC	CF ← 0	CF
STC	STC	CF ← 1	CF
CMC	CMC	CF ← ~CF	CF
CLI	CLI	IF ← 0	IF
STI	STI	IF ← 1	IF
CLD	CLD	DF ← 0	DF
STD	STD	DF ← 1	DF
PUSHF	PUSHF	PUSH(lower 16 bits of EFLAGS register)	None
PUSHFD	PUSHFD	PUSH(EFLAGS register)	None
POPF	POPF	lower 16 bits of EFLAGS register ← pop()	All status flags
POPFD	POPFD	EFLAGS register ← pop()	All status flags

• Logical Instructions

Mnemonic	Format	Operation	Flags Affected
AND	AND r/m, r/m/i	r/m ← r/m • r/m/i	CF = 0; OF = 0
		$[r/m \leftarrow r/m \& r/m/i]$	*SF, ZF, PF
			*Undefined: AF
OR	OR r/m, r/m/i	r/m ← r/m + r/m/i	CF = 0; OF = 0
		$[r/m \leftarrow r/m \mid r/m/i]$	*SF, ZF, PF
			*Undefined: AF
XOR	XOR r/m, r/m/i	r/m ← r/m⊕r/m/i	CF = 0; OF = 0
			*SF, ZF, PF
			*Undefined: AF
NOT	NOT r/m	$r/m \leftarrow !(r/m) [r/m \leftarrow \sim (r/m)]$	none

• Bit and Byte Instructions

	byle ilisiruciions	1	
Mnemonic	Format	Operation	Flags Affected
TEST	TEST r/m, r/i	r/m • r/ i	CF = 0; OF = 0
		[r/m & r/i]	*SF, ZF, PF
		*result discarded	*Undefined: AF
BT	BT r/m16_32, r16_32	CF ← Bit(BitBase, BitOffset)	CF
	BT r/m16_32, i8	*BitBase: r/m16_32	Unaffected: ZF
		*BitOffset: {r16_32 i8 }	Undefined: OF, SF, AF, PF
BTS	BTS r/m16_32, r16_32	CF ← Bit(BitBase, BitOffset)	CF
	BTS r/m16_32, i8	Bit(BitBase, BitOffset) ← 1	Unaffected: ZF
		*BitBase: r/m16_32	Undefined: OF, SF, AF, PF
		*BitOffset: {r16_32 i8 }	
BTR	BTC r/m16_32, r16_32	CF ← Bit(BitBase, BitOffset)	CF
	BTC r/m16_32, i8	Bit(BitBase, BitOffset) ← 0	Unaffected: ZF
		*BitBase: r/m16_32	Undefined: OF, SF, AF, PF
		*BitOffset: {r16_32 i8 }	
BTC	BTC r/m16_32, r16_32	CF ← Bit(BitBase, BitOffset)	CF
	BTC r/m16_32, i8	Bit(BitBase, BitOffset) \leftarrow	Unaffected: ZF
		not(Bit(BitBase, BitOffset))	Undefined: OF, SF, AF, PF
		*BitBase: r/m16_32	
		*BitOffset: {r16_32 i8 }	
BSF	BSF r16_32, r/m16_32	$r16_32 \leftarrow bit position$	ZF
		containing least significant	Undefined: CF, OF, SF, AF, PF
		1 bit	
BSR	BSR r16_32, r/m16_32	r16_32 ← bit position	ZF
		containing most significant	Undefined: CF, OF, SF, AF, PF
		1 bit	
SETCC	SETcc r/m8	If (cc) then r/m8 \leftarrow 1 else	none
		r/m8 ← 0	

• Shift Instructions

Mnemonic	Format	Operation	Flags Affected
SHL/	SAL/SHL r/m, i8	r/m ← r/m << i8	CF, OF, SF, ZF, PF
SAL	SAL SHL r/m, CL	r/m ← r/m << CL	*undefined: AF
SHR	SHR r/m, i8	r/m ← r/m >> i8	CF, OF, SF, ZF, PF
	SHR r/m, CL	r/m ← r/m >> CL	*undefined: AF
SAR	SHR r/m, i8	Shift r/m to the right by the	CF, OF, SF, ZF, PF
	SHR r/m, CL	number of bit positions equal to {i8 CL} and fill the vacated bits positions on the left with the most significant bit.	*undefined: AF
SHLD	SHLD r/m16_32, r16_32, i8	Shift r/m16_32 to the left by the number of bit positions equal to {i8 CL} and fill the vacated bits positions on the left with the bits from r16_32.	CF, OF, SF, ZF, PF *undefined: AF
SHRD	SHRD r/m16_32, r16_32, i8	Shift r/m16_32 to the right by the number of bit positions equal to {i8 CL} and fill the vacated bits positions on the right with the bits from r16_32.	CF, OF, SF, ZF, PF *undefined: AF

• Rotate Instructions

Mnemonic	Format	Operation	Flags Affected
ROL	ROL r/m, i8 ROL r/m, CL	Rotate r/m to the left by the number of bit positions equal to {i8 CL}. Each bit rotated out from the leftmost bit goes back into the rightmost bit position.	CF, OF *Not affected: SF, ZF, AF, PF
ROR	ROR r/m, i8 ROR r/m, CL	Rotate r/m to the right by the number of bit positions equal to {i8 CL}. Each bit rotated out from the rightmost bit goes back into the leftmost bit position.	CF, OF *Not affected: SF, ZF, AF, PF
RCL	RCL r/m, i8 RCL r/m, CL	Rotate r/m together with the CF to the left by the number of bit positions equal to {i8 CL}. Each bit rotated out from the leftmost bit goes back into the rightmost bit position.	CF, OF *Not affected: SF, ZF, AF, PF
RCR	RCR r/m, i8 RCR r/m, CL	Rotate r/m together with the CF to the right by the number of bit positions equal to {i8 CL}. Each bit rotated out from the rightmost bit goes back into the leftmost bit position.	CF, OF *Not affected: SF, ZF, AF, PF

• String Prefix

Mnemonic Format		Operation	Flags Affected		
REP REP		While (E)CX <> 0 {	None		
		Execute string instruction;			
		(E)CX ← (E)CX -1}			
REPE/REPZ	REPE/REPZ	While (E)CX <> 0 {	None		
		Execute string instruction;			
		(E)CX ← (E)CX -1			
		if ZF = 0 terminate loop}			
REPNE/REPNZ	REPNE/REPNZ	While (E)CX <> 0 {	None		
		Execute string instruction;			
		(E)CX ← (E)CX -1			
		if ZF = 1 terminate loop}			

• String Instructions

String instructions							
Mnemonic	Format	Operation	Flags Affected				
STOSB	STOSB	[(E)DI] ← AL	None				
		If DF=0 then (E)DI \leftarrow (E)DI +1 else (E)DI \leftarrow (E)DI -1					
STOSW	STOSW	[(E)DI] ← AX	None				
		If DF=0 then (E)DI \leftarrow (E)DI +2 else (E)DI \leftarrow (E)DI – 2					
STOSD	STOSD	[(E)DI] ← EAX	None				
		If DF=0 then (E)DI \leftarrow (E)DI +4 else (E)DI \leftarrow (E)DI – 4					
LODSB	LODSB	AL ← [(E)SI]	None				
		if DF=0 then (E)SI \leftarrow (E)SI +1 else (E)SI \leftarrow (E)SI -1					
LODSW	LODSW	AX ← [(E)SI]	None				
		if DF=0 then (E)SI \leftarrow (E)SI +2 else (E)SI \leftarrow (E)SI -2					
LODSD	LODSD	EAX ← [(E)SI]	None				
		if DF=0 then (E)SI \leftarrow (E)SI +4 else (E)SI \leftarrow (E)SI -4					
MOVSB	MOVSB	[(E)DI)] ← [(E)SI]	None				
		If DF=0 then (E)SI \leftarrow (E)SI + 1; (E)DI \leftarrow (E)DI + 1					
		else (E)SI ← (E)SI - 1; (E)DI ← (E)DI - 1					
MOVSW	MOVSW	[(E)DI)] ← [(E)SI]	None				
		If DF=0 then (E)SI \leftarrow (E)SI +2; (E)DI \leftarrow (E)DI + 2					
		else (E)SI ← (E)SI - 2; (E)DI ← (E)DI – 2					
MOVSD	MOVSD	[(E)DI)] ← [(E)SI]	None				
		If DF=0 then (E)SI \leftarrow (E)SI +4; (E)DI \leftarrow (E)DI + 4					
		else (E)SI ← (E)SI - 4; (E)DI ← (E)DI – 4					
SCASB	SCASB	CMP AL, [(E)DI]	All status flags				
		if DF=0 then (E)DI \leftarrow (E)DI +1 else (E)DI \leftarrow (E)DI -1					
SCASW	SCASW	CMP AX, [(E)DI]	All status flags				
		if DF=0 then (E)DI \leftarrow (E)DI +2 else (E)DI \leftarrow (E)DI -2					
SCASD			All status flags				
		if DF=0 then (E)DI \leftarrow (E)DI +4 else (E)DI \leftarrow (E)DI -4					
CMPSB			All status flags				
	If DF=0 then (E)SI \leftarrow (E)SI + 1; (E)DI \leftarrow (E)DI + 1						
		else (E)SI ← (E)SI - 1; (E)DI ← (E)DI - 1					
CMPSW	CMPSW	CMP [(E)DI)], [(E)SI]	All status flags				
		If DF=0 then (E)SI \leftarrow (E)SI + 2; (E)DI \leftarrow (E)DI + 2					
		else (E)SI ← (E)SI - 2; (E)DI ← (E)DI - 2					
CMPSD	CMPSD	CMP [(E)DI)], [(E)SI]	All status flags				
		If DF=0 then (E)SI \leftarrow (E)SI + 4; (E)DI \leftarrow (E)DI + 4					
		else (E)SI ← (E)SI - 4; (E)DI ← (E)DI - 4					

• Condition codes (cc)

Condition codes (cc)	Description	Condition Tested						
Comparing Unsigned Numbers								
A/NBE	above/not below nor equal	(CF = 0) and $(ZF = 0)$						
AE/NB	above or equal/not below	CF = 0						
B/NAE	below/not above nor equal	CF = 1						
BE/NA	below or equal/not above	(CF = 1) or (ZF = 1)						
	Comparing Signed Numbers							
G/NLE	greater than/not less than nor equal	(SF = OF) and $(ZF = 0)$						
GE/NL	greater than or equal/not less than	SF = OF						
L/NGE	less than/not greater than nor equal	SF <> OF						
LE/NG	less than or equal/not greater than	(SF <> OF) or $(ZF = 1)$						
Test Flags								
E/JZ	equal to/zero	ZF = 1						
NE/NZ	not equal to/not zero	ZF = 0						
С	carry	CF = 1						
NC	not carry	CF = 0						
S	sign	SF = 1						
NS	not sign	SF = 0						
P/PE	parity/parity even	PF = 1						
NP/PO	no parity/parity odd	PF = 0						
0	overflow	OF = 1						
NO	no overflow	OF = 0						

	0	NT	IOPL		OF	DF	IF	TF	SF	ZF	0	AF	0	PF	1	CF
ĺ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Lower 16-bit EFLAGS Register

• Legend:

r	8-bit, 16-bit or 32-bit register
r8	8-bit register
r16	16-bit register
r32	32-bit register
m	8-bit, 16-bit or 32-bit data in the memory
m8	8-bit data in the memory
m16	16-bit data in the memory
m32	32-bit data in the memory
i	8-bit, 16-bit or 32-bit immediate data
i8	8-bit immediate data
i16	16-bit immediate data
i32	32-bit immediate data
r/m	8-bit, 16-bit or 32-bit register or memory
r/m/i	8-bit, 16-bit or 32-bit register, memory or immediate
rx_y	x-bit or y-bit register
mx_y	x-bit or y-bit memory
ix_y	x-bit or y-bit immediate
rel8	short label (8-bit, transfer control within -128 to +127 from the current (E)IP)
rel16	Near label (16-bit, transfer control within the current code segment)