UNIVERSITI TEKNOLOGI MARA
MARKING SCHEME

COURSE	:	COMPUTER ORGANIZATION AND ARCHITECTURE
COURSE CODE	:	CSC429
EXAMINATION	:	NOVEMBER 2026 (MOCK)
TIME	:	3 HOURS

MARKING SCHEME NOTES

1. This marking scheme accompanies the CSC429 mock paper (November 2026). All answers are computed deterministically. Worked answers are shown for data representation and assembly; descriptive marking points come from a fixed bank.

2. No placeholders are used; every slot has a worked or descriptive answer.

3. Part A = 10 questions (80 marks); Part B = 1 assembly question (20 marks); total = 100 marks.

4. Computed slots: 4; descriptive slots: 7; placeholders: 0. Questions and answers are for local study use only.

5. Fingerprint based on 20 unique CSC429 papers; output is deterministic for seed 17.

FOR MARKERS' USE ONLY

This marking scheme consists of 8 printed pages.

© Hak Cipta Universiti Teknologi MARA

PART A — MARKING SCHEME

Worked answers and marking points.

QUESTION A1 (5 marks)

Study Figure 1 and answer the following questions.




Figure 1: Stored-program computer organization.

(a) (2 marks) Name the computer organization shown in the figure and state its two key principles.

Answer: Von Neumann architecture. Instructions and data are stored in the same memory, and the CPU executes instructions sequentially unless a branch changes the control flow.

(b) (3 marks) Explain the function of the control unit and the arithmetic logic unit in this organization.

Answer: The control unit fetches and decodes instructions and generates the control signals. The ALU performs arithmetic and logical operations and records status flags.

QUESTION A2 (5 marks)

© Hak Cipta Universiti Teknologi MARA

The program counter and instruction register are important CPU registers.

(a) (2 marks) Differentiate the program counter and the instruction register.

Answer: The PC holds the address of the next instruction; the IR holds the instruction currently being decoded/executed.

(b) (3 marks) Describe the fetch-decode-execute cycle.

Answer: Fetch the instruction at the PC into the IR and increment the PC; decode the opcode and operands; execute the operation and write back the result.

QUESTION A3 **(5 marks)**

Answer the following data-representation questions. Show your complete workflow.

(a) (2 marks) Represent -47 in 8-bit sign-magnitude form.

Answer: 10101111 (sign bit 1, magnitude 47).

(b) (3 marks) Represent -47 in 8-bit two's complement form.

Answer: 11010001.

QUESTION A4 **(5 marks)**

Answer the following data-representation questions. Show your complete workflow.

(a) (5 marks) Convert -156.15625 to IEEE 754 single-precision format. Give the result in hexadecimal and show the sign, exponent and mantissa fields.

Answer: sign=1, exponent=10000110, mantissa=00111000010100000000000 -> C31C2800.

QUESTION A5 **(10 marks)**

Answer the following data-representation questions. Show your complete workflow.

(a) (5 marks) Convert 81.21875 to IEEE 754 single precision in hexadecimal. Show the sign, exponent and mantissa.

Answer: sign=0, exponent=10000101, mantissa=01000100111000000000000 -> 42A27000.

(b) (5 marks) Convert the IEEE 754 single-precision value 42A27000 to decimal.

Answer: 42A27000 = 81.21875.

© Hak Cipta Universiti Teknologi MARA

QUESTION A6 **(10 marks)**

Study Figure 2 and answer the following questions.




Figure 2: CPU, memory and system bus organization.

(a) (2 marks) Identify the register that holds the address of the next instruction and the register that holds the instruction currently being decoded.

Answer: PC holds the address of the next instruction; IR holds the instruction currently being decoded.

(b) (3 marks) Explain the roles of MAR and MBR during a memory read.

Answer: The MAR holds the address to be accessed. The memory places the selected word in the MBR, which then supplies it to the CPU (for example, to the IR).

(c) (5 marks) Describe the fetch-decode-execute cycle using the components shown in the figure.

Answer: Fetch: PC -> MAR; memory read; MBR -> IR; PC is incremented. Decode: the CU interprets the opcode in IR and issues control signals. Execute: operands are read, the ALU performs the operation, the result and flags are written back, and the next instruction is fetched.

© Hak Cipta Universiti Teknologi MARA

QUESTION A7 **(10 marks)**

A computer uses system interconnection and CPU interconnection.

(a) (3 marks) Differentiate system interconnection and CPU interconnection.

Answer: System interconnection connects the CPU, memory and I/O devices; CPU interconnection connects components inside the processor, such as cores and cache.

(b) (4 marks) Describe the address bus, data bus and control bus.

Answer: Address bus carries the address; data bus carries data/instructions; control bus carries control and timing signals.

(c) (3 marks) Explain how bus width and bus timing affect performance.

Answer: A wider data bus transfers more bits per cycle; faster timing/clocking reduces the time per transfer, both increasing bandwidth.

QUESTION A8 **(10 marks)**

Study Figure 3 and answer the following questions.

Tag (4 bits)	Line (3 bits)	Offset (9 bits)

Cache state

Line	Valid	Tag	Data
0	0	----	----
1	0	----	----
2	0	----	----
3	1	0010	0xA5
4	0	----	----
5	1	0001	0x3C
6	0	----	----
7	0	----	----

Addresses
0x1A2B
0x2A2B

Figure 3: Direct-mapped cache organization and address fields.

(a) (2 marks) The cache uses a 16-bit address split into a 4-bit tag, a 3-bit line number and a 9-bit offset. For address 0x1A2B, give the tag, line number and offset in binary.

Answer: 0x1A2B = 0001 1010 0010 1011; tag = 0001, line = 101, offset = 000101011.

© Hak Cipta Universiti Teknologi MARA

(b) (4 marks) Using the cache state shown in the figure, determine whether each address is a hit or a miss: (i) 0x1A2B, (ii) 0x2A2B. Explain your reasoning.

Answer: (i) Hit: tag 0001 and line 101; line 5 is valid with tag 0001. (ii) Miss: tag 0010 and line 101; line 5 is valid but its tag is 0001, so the tags do not match.

(c) (4 marks) Explain why the cache compares tags and how temporal and spatial locality improve the hit rate.

Answer: The tag identifies which memory block occupies a line; comparing tags prevents returning data from a different block. Temporal locality means recently used data is likely reused, and spatial locality means nearby addresses are likely used, so keeping blocks in cache raises the hit rate.

QUESTION A9 **(10 marks)**

Multiple interrupts can arrive while the CPU is servicing another interrupt.

(a) (3 marks) Explain nested interrupts.

Answer: A higher-priority interrupt can interrupt a lower-priority ISR; the CPU saves the lower ISR context and services the higher-priority one first.

(b) (3 marks) Describe how interrupt priority determines the order of service.

Answer: The interrupt controller compares priorities and presents the highest-priority pending request to the CPU first.

(c) (4 marks) Explain the sequence of events when a higher-priority interrupt arrives during an ISR.

Answer: The CPU finishes the current instruction, saves the current context, acknowledges the higher-priority interrupt and jumps to its ISR; the lower ISR resumes after the higher one returns.

QUESTION A10 **(10 marks)**

Flynn's taxonomy classifies computer architectures by instruction and data streams.

(a) (4 marks) Describe SISD, SIMD, MISD and MIMD.

Answer: SISD: one instruction/one data stream. SIMD: one instruction/ multiple data streams. MISD: multiple instructions/one data stream. MIMD: multiple instructions/multiple data streams.

© Hak Cipta Universiti Teknologi MARA

(b) (2 marks) Give ONE example of SIMD and ONE example of MIMD.

Answer: SIMD: GPU/vector processor. MIMD: multicore CPU or cluster.

(c) (4 marks) Explain the difference between shared-memory and distributed-memory MIMD.

Answer: Shared-memory MIMD uses one address space accessible by all processors; distributed-memory MIMD gives each processor local memory and communicates by messages.

© Hak Cipta Universiti Teknologi MARA

PART B — MARKING SCHEME

Worked answers and marking points.

QUESTION B1 **(20 marks)**

Write appropriate programs using zero-, one- and three-address instructions to compute Z = A + B * C - D. Registers A, B, C, D and E must not be modified; X, Y and Z are temporary registers; the final answer must be stored in Z. Available instructions: zero-address PUSH, POP, ADD, SUB, MUL, DIV; one-address LOAD, STORE, ADD, SUB, MUL, DIV; three-address ADD, SUB, MUL, DIV.

(a) (6 marks) Write a zero-address program for the expression.

Answer:

```
PUSH B
PUSH C
MUL
PUSH A
ADD
PUSH D
SUB
POP Z
```

(b) (6 marks) Write a one-address program for the expression.

Answer:

```
LOAD B
MUL C
ADD A
SUB D
STORE Z
```

(c) (8 marks) Write a three-address program for the expression.

Answer:

```
MUL X, B, C
ADD X, A, X
SUB Z, X, D
```

© Hak Cipta Universiti Teknologi MARA