
Info

Opcodes can be divided in the following sections



Using these sections you can easily decode the opcodes

15 8	7 0				
Α	F (flags)				
В	С				
D	E				
Н	L				
SP (Stack Pointer)					
PC (Progra	PC (Program Counter)				

Flag Register (F) bits

7	6	5	4	3	2	1	0
Z	Ν	Н	C	0	0	0	0

Z – Zero Flag

N - Subtract Flag

H - Half Carry Flag

C - Carry Flag

0 – Not Used, always zero

Other relevant info:

Instruction STOP has according to manuals opcode $10\ 00$ and thus is 2 bytes long. Anyhow it seems there is no reason for it so some assemblers code it simply as one byte instruction 10. Flags affected are always shown in Z H N C order. If flag is marked by "0" it means it is reset after the instruction. If it is marked by "1" it is set. If it is marked by "-" it is not changed. If it is marked by "Z", "N", "H" or "C" corresponding flag is affected as expected by its function.

```
d8 means immediate 8 bit data
d16 means immediate 16 bit data
a8 means 8 bit unsigned data, which are added to $FF00 in certain instructions (replacement
for missing IN and OUT instructions)
a16 means 16 bit address
r8 means 8 bit signed data, which are added to program counter

LD A, (C) has alternative mnemonic LD A, ($FF00+C)
LD C, (A) has alternative mnemonic LD ($FF00+C), A

LDH A, (a8) has alternative mnemonic LD A, ($FF00+a8)
LDH (a8), A has alternative mnemonic LD ($FF00+a8), A

LD A, (HL+) has alternative mnemonic LD A, (HLI) or LDI A, (HL)
LD (HL+), A has alternative mnemonic LD M, (HLI) or LDI A, (HL)
LD (HL-), A has alternative mnemonic LD (HLID), A or LDI (HL)
LD (HL-), A has alternative mnemonic LD (HLD), A or LDD (HL), A

LD HL, SP+r8 has alternative mnemonic LDHL SP, r8
```

	Table "r"							
8-bit registers								
Index	Index 0 1 2 3 4 5 6 7							
Value	В	C	D	E	H	L	(HL)	A

	Table "rp"					
	Register pairs featuring SP					
Index	Index 0 1 2 3					
Value	Value BC DE HL SP					

Table "rp2"						
Register pairs featuring AF						
Index	Index 0 1 2 3					
Value	BC	DE	HL	AF		

	Table "cc"					
	Conditions					
Index	Index 0 1 2 3 4 5 6 7					7
Value	Value NZ Z NC C PO PE P M					

	Table "alu"					
	Arithmetic/logic operations					
Index	Index 0 1 2 3 4 5 6 7					
Value	Value ADD A, ADC A, SUB SBC A, AND XOR OR CP					

	Table "rot"					
	Rotation/shift operations					
Index	Index 0 1 2 3 4 5 6 7					
Value	Value RLC RRC RL RR SLA SRA SLL SRL					

	Table "im"							
Interrupt modes								
Index	Index 0 1 2 3 4 5 6 7							
Value	0	0/1	1	2	0	0/1	1	2

	Table "bli"						
		Block instructions					
Index[a,b]	Index[a,b] b=0 b=1 b=2 b=3						
a=4	LDI	CPI	INI	OUTI			
a=5	LDD	CPD	IND	OUTD			
a=6	LDIR	CPIR	INIR	OTIR			
a=7	LDDR	CPDR	INDR	OTDR			

Unprefixed Opcodes

Offprefixed		X= 0
Z = 0	Y=0 NOP Y=3	1
2 = 0		1, 1,
	Y=1 LD (a16),SP Y=47 Y=2 STOP	7 JP cc[Y-4], r8 And relatitive jumps
Z = 1		16 hit load immediate/add
Z = 1	Q=0 LD rp[p], d16	16-bit load immediate/add
Z = 2	Q=1 ADD HL, rp[p]	DI III A Indianation
Z = Z	, , ,	LDI HL, A Indirect loading
	, ,,	DD HL, A
	1	DD 4 H
Z = 3		LDD A, HL 16-bit INC/DEC
2-3		16-DIL INC/DEC
Z = 4	• • • • • • • • • • • • • • • • • • • •	8-bit INC
Z = 4 Z = 5	INC r[Y]	8-bit DEC
	DEC r[Y]	
Z = 6	LD r[Y], n	8-bit load immediate into <i>r[y]</i>
Z = 7	Y=0 RLCA Y=4 D	
	Y=1 RRCA Y=5 C	
	Y=2 RLA Y=6 S Y=3 RRA Y=7 C	
	L	
Z = 6		x= 1
2 = 6	Y=6 HALT	Power down cpu until
others	ID =[V] =[7]	interrupt occurs
others	LD r[Y], r[Z]	8-bit load r[z] into r[y]
		x= 2 Operate on accumulator and
	Alu[y] r[Z]	register/memory location
	For	x=3
Z = 0		OH (a8), A Conditional returns & and
2 - 0	•	OH A,(a8) various others
		OD SP, r8
	-	O HL, SP+r8
Z = 1	Q=0 POP rp2[P]	POP & various ops
	Q=1 P=0 RET P=2 JF	·
		D SP, HL
Z = 2		D (C), A Jumps and 16-bit loads
	•	D A, (C)
		D a16, A
	•	D A, a16
Z = 3	Y=0 JP <i>a16</i> Y=6 D	
	Y=1 (CB prefix) Y=7 E	•
Z = 4	CALL cc[Y]	Conditional call
Z = 5	Q=0 PUSH <i>rp2[p]</i>	(the call is only for Q=1,
	Q=1 CALL <i>a16</i>	P=0. P>0 are all unused)
Z = 6	Alu[Y] , d8	Operate on accumulator
1	2 /	and immediate operand

CB-Prefixed Opcodes

X=0	ROT[Y] <i>r[Z]</i>	Roll/shift register or memory location
X=1	BIT <i>Y, r</i> [<i>Z</i>]	Test bit
X=2	RES <i>Y, r[Z]</i>	Reset bit
X=3	SET <i>Y, r[Z]</i>	Set bit

Sources

Decoding method from: http://www.z80.info/decoding.htm#intro

Table of Gameboy opcodes: http://www.pastraiser.com/cpu/gameboy/gameboy-opcodes.html