


## Info

Opcodes can be divided in the following sections



Using these sections you can easily decode the opcodes

15 ... 8	7 ... 0
A	F (flags)
B	C
D	E
H	L
SP (Stack Pointer)	
PC (Program Counter)	

Flag Register (F) bits

7	6	5	4	3	2	1	0
Z	N	H	C	0	0	0	0

Z – Zero Flag

N – Subtract Flag

H – Half Carry Flag

C – Carry Flag

0 – Not Used, always zero

Other relevant info:

Instruction **STOP** has according to manuals opcode **10 00** and thus is 2 bytes long. Anyhow it seems there is no reason for it so some assemblers code it simply as one byte instruction **10**. Flags affected are always shown in **Z H N C** order. If flag is marked by "0" it means it is reset after the instruction. If it is marked by "1" it is set. If it is marked by "-" it is not changed. If it is marked by "Z", "N", "H" or "C" corresponding flag is affected as expected by its function.

**d8** means immediate 8 bit data

**d16** means immediate 16 bit data

**a8** means 8 bit unsigned data, which are added to \$FF00 in certain instructions (replacement for missing **IN** and **OUT** instructions)

**a16** means 16 bit address

**r8** means 8 bit signed data, which are added to program counter

**LD A, (C)** has alternative mnemonic **LD A, (\$FF00+C)**

**LD C, (A)** has alternative mnemonic **LD (\$FF00+C), A**

**LDH A, (a8)** has alternative mnemonic **LD A, (\$FF00+a8)**

**LDH (a8), A** has alternative mnemonic **LD (\$FF00+a8), A**

**LD A, (HL+)** has alternative mnemonic **LD A, (HLI)** or **LDI A, (HL)**

**LD (HL+), A** has alternative mnemonic **LD (HLI), A** or **LDI (HL), A**

**LD A, (HL-)** has alternative mnemonic **LD A, (HLD)** or **LDD A, (HL)**

**LD (HL-), A** has alternative mnemonic **LD (HLD), A** or **LDD (HL), A**

**LD HL, SP+r8** has alternative mnemonic **LDHL SP, r8**

Table "r"								
8-bit registers								
Index	0	1	2	3	4	5	6	7
Value	B	C	D	E	H	L	(HL)	A

Table "rp"				
Register pairs featuring SP				
Index	0	1	2	3
Value	BC	DE	HL	SP

Table "rp2"				
Register pairs featuring AF				
Index	0	1	2	3
Value	BC	DE	HL	AF

Table "cc"								
Conditions								
Index	0	1	2	3	4	5	6	7
Value	NZ	Z	NC	C	PO	PE	P	M

Table "alu"								
Arithmetic/logic operations								
Index	0	1	2	3	4	5	6	7
Value	ADD A,	ADC A,	SUB	SBC A,	AND	XOR	OR	CP

Table "rot"								
Rotation/shift operations								
Index	0	1	2	3	4	5	6	7
Value	RLC	RRC	RL	RR	SLA	SRA	SLL	SRL

Table "im"								
Interrupt modes								
Index	0	1	2	3	4	5	6	7
Value	0	0/1	1	2	0	0/1	1	2

Table "bli"				
Block instructions				
Index[a,b]	b=0	b=1	b=2	b=3
a=4	LDI	CPI	INI	OUTI
a=5	LDD	CPD	IND	OUTD
a=6	LDIR	CPIR	INIR	OTIR
a=7	LDDR	CPDR	INDR	OTDR

## Unprefixed Opcodes

For X= 0			
Z = 0	Y=0 <b>NOP</b> Y=1 <b>LD (a16),SP</b> Y=2 <b>STOP</b>	Y=3 <b>JR r8</b> Y=4..7 <b>JP cc[Y-4], r8</b>	Nop, stop, write stackpointer And relative jumps
Z = 1	Q=0 <b>LD rp[p], d16</b> Q=1 <b>ADD HL, rp[p]</b>		16-bit load immediate/add
Z = 2	Q=0 P=0 <b>LD (BC), A</b> P=1 <b>LD (DE), A</b> Q=1 P=0 <b>LD A, (BC)</b> P=1 <b>LD A, (DE)</b>	P=2 <b>LDI HL, A</b> P=3 <b>LDD HL, A</b> P=2 <b>LDI A, HL</b> P=3 <b>LDD A, HL</b>	Indirect loading
Z = 3	Q=0 <b>INC rp[p]</b> Q=1 <b>DEC rp[p]</b>		16-bit INC/DEC
Z = 4	<b>INC r[Y]</b>		8-bit INC
Z = 5	<b>DEC r[Y]</b>		8-bit DEC
Z = 6	<b>LD r[Y], n</b>		8-bit load immediate into r[y]
Z = 7	Y=0 <b>RLCA</b> Y=1 <b>RRCA</b> Y=2 <b>RLA</b> Y=3 <b>RRA</b>	Y=4 <b>DAA</b> Y=5 <b>CPL</b> Y=6 <b>SCF</b> Y=7 <b>CCF</b>	Assorted operations on accumulator/flags
For x= 1			
Z = 6	Y=6 <b>HALT</b>		Power down cpu until interrupt occurs
others	<b>LD r[Y], r[Z]</b>		8-bit load r[z] into r[y]
For x= 2			
	<b>Alu[y] r[Z]</b>		Operate on accumulator and register/memory location
For x= 3			
Z = 0	Q=0 P=0 <b>RET NZ</b> P=1 <b>RET NC</b> Q=1 P=0 <b>RET Z</b> P=1 <b>RET C</b>	P=2 <b>LDH (a8), A</b> P=3 <b>LDH A, (a8)</b> P=2 <b>ADD SP, r8</b> P=3 <b>LD HL, SP+r8</b>	Conditional returns & and various others
Z = 1	Q=0 <b>POP rp2[P]</b> Q=1 P=0 <b>RET</b> P=1 <b>RETI</b>	P=2 <b>JP (HL)</b> P=3 <b>LD SP, HL</b>	POP & various ops
Z = 2	Q=0 P=0 <b>JP NZ, a16</b> P=1 <b>JP NC, a16</b> Q=1 P=0 <b>JP Z, a16</b> P=1 <b>JP C, a16</b>	P=2 <b>LD (C), A</b> P=3 <b>LD A, (C)</b> P=2 <b>LD a16, A</b> P=3 <b>LD A, a16</b>	Jumps and 16-bit loads
Z = 3	Y=0 <b>JP a16</b> Y=1 (CB prefix)	Y=6 <b>DI</b> Y=7 <b>EI</b>	Assorted operations
Z = 4	<b>CALL cc[Y]</b>		Conditional call
Z = 5	Q=0 <b>PUSH rp2[p]</b> Q=1 <b>CALL a16</b>		(the call is only for Q=1, P=0. P>0 are all unused)
Z = 6	<b>Alu[Y], d8</b>		Operate on accumulator and immediate operand
Z = 7	<b>RST Y*8</b>		restart

## CB-Prefixed Opcodes

X=0	<b>ROT[Y]</b> $r[Z]$	Roll/shift register or memory location
X=1	<b>BIT</b> $Y, r[Z]$	Test bit
X=2	<b>RES</b> $Y, r[Z]$	Reset bit
X=3	<b>SET</b> $Y, r[Z]$	Set bit

## Sources

Decoding method from: <http://www.z80.info/decoding.htm#intro>

Table of Gameboy opcodes: [http://www.pastraiser.com/cpu/gameboy/gameboy\\_opcodes.html](http://www.pastraiser.com/cpu/gameboy/gameboy_opcodes.html)