



# IEEE 754-2008 Instruction Set Architecture (“ISA”)

Designed for implementation in Xilinx Kintex UltraScale and UltraScale+ brand FPGAs


The SYMPL 64-bit, IEEE 754-2008 ISA CPU is a novel “mover” architecture that efficiently implements in hardware “all” operations mandated by IEEE 754-2008 using one instruction per operation. Much more efficient than conventional “load-store” models, it can push two 64-bit operands into an operator, whether it be floating point, integer or logical, every clock cycle, with results automatically spilling into one of sixteen memory-mapped result buffers dedicated to that operator.

This instruction-set comprises features not available on conventional “load-store” models. For instance, it includes both direct and indirect addressing modes, the later with either auto-post-increment/decrement (by up to 2047 bytes, or fixed displacement/offset by up to 1023 bytes). In addition, it features at least two very efficient hardware loop counters and repeat counters. When used in combination with auto-post increment/decrement indirect addressing mode, the REPEAT instruction is a powerful and efficient means for moving or pushing large chunks of data into any of the core’s pipelined operators or block of memory much more efficiently than means available for doing the same thing in conventional load-store models, in that no extra cycles are needed to modify source or destination pointers after each read or write operation.

This ISA CPU supports binary16, binary32 and binary64 floating-point formats to the base range and precision of the installed floating-point operators. Meaning that, since the instruction format includes two “size” bits for each of the SourceA, SourceB and Destination address fields of the instruction, no explicit conversion is necessary for computations involving mixed formats, as results automatically inherit conversion exceptions. For stricter handling, numbers can of course be converted explicitly before submission to the operator.


## Single 64-bit CPU implemented in Kintex UltraScale+ xcku3p

Half-precision floating-point with all IEEE 754-2008 operators implemented: 1.16ns WNS, LUT 21% BRAM 27%, URAM 17%, 86W@100MHz, 256k UltraRAM program memory, 128k blockRAM data memory. Typical floating-point performance: 100 million FLOPS. Peak: 300 million FLOPS.




## Two 64-bit CPUs implemented in Kintex UltraScale+ xcku3p

Half-precision floating-point with all IEEE 754-2008 operators implemented: .085ns WNS, LUT 34%, BRAM 58%, URAM 71%, CPU 1M-byte prog mem, 256k data mem, XCUs 64k data mem 64k prog mem. 1.24W @ 100MHz. Typical floating-point performance: 200 million FLOPS. Peak: 600 million FLOPS @100 MHz..




## Three 64-bit CPUs implemented in Kintex UltraScale+ xcku3p

Half-precision floating-point with all IEEE 754-2008 operators implemented: .417ns WNS, LUT 47%, BRAM 45%, URAM 21%, CPU 256k prog mem, 128k data mem; XCUs 64k data mem 32k prog mem, 1.488W@100MHz. Typical floating-point performance: 300 million FLOPS. Peak: 900 million FLOPS.




## Five 64-bit CPUs implemented in Kintex UltraScale+ xcku3p

Half-precision floating-point with all IEEE 754-2008 operators implemented (in CPU): WNS .003ns, LUT 73%, BRAM 63%, URAM 25%, CPU 256k prog mem, 128k data mem, XCUs 64k data mem, 32k prog mem, 1.87W@100MHz. Typical floating-point performance: 500 million FLOPS. Peak: 1.5 billion FLOPS.




## Nine 64-bit Floating-Point CPUs implemented in Kintex UltraScale+ xcku5p

Half-precision floating-point with all IEEE 754-2008 operators implemented (in CPU): WNS .331ns, LUT 93%, BRAM 87%, URAM 63%, CPU 1M prog mem, 256k data mem, XCUs 64k data mem, 32k prog mem 2.5W@80MHz. Typical floating-point performance: 810 million FLOPS. Peak: 2.43 billion FLOPS.



## Seventeen Floating-Point 64-bit CPUs implemented in Kintex UltraScale+ xcku15p

Half-precision floating-point with all IEEE 754-2008 operators implemented (in CPU): Typical floating-point performance: 1.36 billion FLOPS. Peak: 4.1 billion FLOPS @80MHz.



## Operations Implemented in Hardware (actual SYMPL IL mnemonics shown):

roundToIntegerTiesToEven	:3	clocks
roundToIntegerTiesToAway	:3	clocks
roundToIntegerTowardZero	:3	clocks
roundToIntegerTowardPositive	:3	clocks
roundToIntegerTowardNegative	:3	clocks
roundToIntegerExact	:3	clocks
nextUp	:3	clocks
nextDown	:3	clocks
restorerFromInt	:1	clock
minNum	:3	clocks
maxNum	:3	clocks
minNumMag	:3	clocks
maxNumMag	:3	clocks
scaleB	:4	clocks
logB	:4	clocks
addition	:5	clocks
subtraction	:5	clocks
multiplication	:4	clocks
division	:8	clocks
squareRoot	:6	clocks
fusedMultiplyAdd	:6	clocks
convertFromInt	:2	clocks
convertFromInt	:2	clocks
convertFromInt	:2	clocks
convertToIntegerTiesToEven	:3	clocks
convertToIntegerTowardZero	:3	clocks
convertToIntegerTowardPositive	:3	clocks
convertToIntegerTowardNegative	:3	clocks
convertToIntegerTiesToAway	:3	clocks
convertToIntegerExactTiesToEven	:3	clocks
convertToIntegerExactTowardZero	:3	clocks
convertToIntegerExactTowardPositive	:3	clocks
convertToIntegerExactTowardNegative	:3	clocks
convertToIntegerExactTiesToAway	:3	clocks
convertFormat	:3	clocks
convertFromDecimalCharacter	:7	clocks
convertToDecimalCharacter	:8	clocks
convertFromHexCharacter	:3	clocks
convertToHexCharacter	:5	clocks
copy	:3	clocks
negate	:3	clocks
abs	:3	clocks
copySign	:3	clocks

## Computational Signaling Operations

compareSignalingEqual	:1	clock
compareQuietEqual	:1	clock
compareSignalingNotEqual	:1	clock
compareQuietNotEqual	:1	clock
compareSignalingGreater	:1	clock
compareQuietGreater	:1	clock
compareSignalingGreaterEqual	:1	clock
compareQuietGreaterEqual	:1	clock
compareSignalingLess	:1	clock
compareSignalingLessEqual	:1	clock
compareSignalingNotGreater	:1	clock
compareQuietNotGreater	:1	clock
compareSignalingLessUnordered	:1	clock
compareQuietLessUnordered	:1	clock
compareSignalingNotLess	:1	clock
compareSignalingGreaterUnordered	:1	clock
compareQuietGreaterUnordered	:1	clock
compareQuietUnordered	:1	clock
compareQuietOrdered	:1	clock

IF (compareTrue) GOT0: <label>	:1	clock
IF NOT(compareTrue) GOT0: <label>	:1	clock
IF (compareTrue) GOSUB: <label>	:1	clock
IF NOT(compareTrue) GOSUB: <label>	:1	clock

## Non-Computational Operations

is754version1985() GOT0: <label>	:1	clock
IF (754version1985) GOT0: <label>	:1	clock
IF NOT(754version1985) GOT0: <label>	:1	clock

is754version2008() GOT0: <label>	:1	clock
IF (754version2008) GOT0: <label>	:1	clock
IF NOT(754version2008) GOT0: <label>	:1	clock

class	:1	clock
-------	----	-------

IF (signalingNaN) GOT0: <label>	:1	clock
IF (quietNaN) GOT0: <label>	:1	clock
IF (negativeInfinity) GOT0: <label>	:1	clock
IF (negativeNaN) GOT0: <label>	:1	clock
IF (negativeSubnormal) GOT0: <label>	:1	clock
IF (negativeZero) GOT0: <label>	:1	clock
IF (positiveZero) GOT0: <label>	:1	clock
IF (positiveSubnormal) GOT0: <label>	:1	clock
IF (positiveNaN) GOT0: <label>	:1	clock
IF (positiveInfinity) GOT0: <label>	:1	clock

IF NOT(signalingNaN) GOT0: <label>	:1	clock
IF NOT(quietNaN) GOT0: <label>	:1	clock
IF NOT(negativeInfinity) GOT0: <label>	:1	clock
IF NOT(negativeNaN) GOT0: <label>	:1	clock
IF NOT(negativeSubnormal) GOT0: <label>	:1	clock
IF NOT(negativeZero) GOT0: <label>	:1	clock
IF NOT(positiveZero) GOT0: <label>	:1	clock
IF NOT(positiveSubnormal) GOT0: <label>	:1	clock
IF NOT(positiveNaN) GOT0: <label>	:1	clock
IF NOT(positiveInfinity) GOT0: <label>	:1	clock

IF (signalingNaN) GOSUB: <label>	:1	clock
IF (quietNaN) GOSUB: <label>	:1	clock
IF (negativeInfinity) GOSUB: <label>	:1	clock
IF (negativeNaN) GOSUB: <label>	:1	clock
IF (negativeSubnormal) GOSUB: <label>	:1	clock
IF (negativeZero) GOSUB: <label>	:1	clock
IF (positiveSubnormal) GOSUB: <label>	:1	clock
IF (positiveNaN) GOSUB: <label>	:1	clock
IF (positiveInfinity) GOSUB: <label>	:1	clock

IF NOT(signalingNaN) GOSUB: <label>	:1	clock
IF NOT(quietNaN) GOSUB: <label>	:1	clock
IF NOT(negativeInfinity) GOSUB: <label>	:1	clock
IF NOT(negativeNaN) GOSUB: <label>	:1	clock
IF NOT(negativeSubnormal) GOSUB: <label>	:1	clock
IF NOT(negativeZero) GOSUB: <label>	:1	clock
IF NOT(positiveZero) GOSUB: <label>	:1	clock
IF NOT(positiveSubnormal) GOSUB: <label>	:1	clock
IF NOT(positiveNaN) GOSUB: <label>	:1	clock
IF NOT(positiveInfinity) GOSUB: <label>	:1	clock

## Non-exceptional predicates

isSignMinus(fh:sqrt.3)	:1	clock
isNormal(fh:sqrt.15)	:1	clock
isFinite(fh:sqrt.15)	:1	clock
isZero(fh:sqrt.15)	:1	clock
isSubnormal(fh:sqrt.15)	:1	clock
isInfinite(fh:sqrt.15)	:1	clock
isNaN(fh:sqrt.15)	:1	clock
isSignaling(fh:sqrt.15)	:1	clock
isCanonical(fh:sqrt.15)	:1	clock

IF (SignMinus) GOT0: <label>	:1	clock
IF (Normal) GOT0: <label>	:1	clock
IF (Finite) GOT0: <label>	:1	clock
IF (Zero) GOT0: <label>	:1	clock
IF (Subnormal) GOT0: <label>	:1	clock
IF (Infinite) GOT0: <label>	:1	clock
IF (NaN) GOT0: <label>	:1	clock
IF (Signaling) GOT0: <label>	:1	clock
IF (Canonical) GOT0: <label>	:1	clock

IF NOT(SignMinus) GOT0: <label>	:1	clock
IF NOT(Normal) GOT0: <label>	:1	clock
IF NOT(Finite) GOT0: <label>	:1	clock
IF NOT(Zero) GOT0: <label>	:1	clock
IF NOT(Subnormal) GOT0: <label>	:1	clock
IF NOT(Infinite) GOT0: <label>	:1	clock
IF NOT(NaN) GOT0: <label>	:1	clock
IF NOT(Signaling) GOT0: <label>	:1	clock
IF NOT(Canonical) GOT0: <label>	:1	clock

IF (SignMinus) GOSUB: <label>	:1	clock
IF (Normal) GOSUB: <label>	:1	clock
IF (Finite) GOSUB: <label>	:1	clock
IF (Zero) GOSUB: <label>	:1	clock
IF (Subnormal) GOSUB: <label>	:1	clock
IF (Infinite) GOSUB: <label>	:1	clock
IF (NaN) GOSUB: <label>	:1	clock
IF (Signaling) GOSUB: <label>	:1	clock
IF (Canonical) GOSUB: <label>	:1	clock

IF NOT(SignMinus) GOSUB: <label>	:1	clock
IF NOT(Normal) GOSUB: <label>	:1	clock
IF NOT(Finite) GOSUB: <label>	:1	clock
IF NOT(Zero) GOSUB: <label>	:1	clock
IF NOT(Subnormal) GOSUB: <label>	:1	clock
IF NOT(Infinite) GOSUB: <label>	:1	clock
IF NOT(NaN) GOSUB: <label>	:1	clock
IF NOT(Signaling) GOSUB: <label>	:1	clock
IF NOT(Canonical) GOSUB: <label>	:1	clock

radix	:1	clock
-------	----	-------

totalOrder	:1	clock
IF (totalOrder) GOT0: <label>	:1	clock
IF NOT(totalOrder) GOT0: <label>	:1	clock
IF (totalOrder) GOSUB: <label>	:1	clock
IF NOT(totalOrder) GOSUB: <label>	:1	clock

totalOrderMag(fs:work_1, fs:work_2)	:1	clock
IF (totalOrderMag) GOT0: <label>	:1	clock
IF NOT(totalOrderMag) GOT0: <label>	:1	clock
IF (totalOrderMag) GOSUB: <label>	:1	clock
IF NOT(totalOrderMag) GOSUB: <label>	:1	clock

## Operations on Flag Subsets

lowerFlags	:1	clock
raiseFlags	:1	clock
testFlags	:1	clock
testSavedFlags	:1	clock
restoreFlags	:1	clock
saveAllFlags()	:1	clock
IF (aFlagRaised) GOT0: <label>	:1	clock
IF NOT(aFlagRaised) GOT0: <label>	:1	clock
IF (aFlagRaised) GOSUB: <label>	:1	clock
IF NOT(aFlagRaised) GOSUB: <label>	:1	clock

## Resuming Alternate Exception Handling Attributes

default	:1	clock
RaiseNoFlag	:1	clock

raiseSignals	:1	clock
lowerSignals	:1	clock
raiseSignals	:1	clock
lowerSignals	:1	clock

enableAltImmediateHandlers	:1	clock
disableAltImmediateHandlers	:1	clock

## Set and Clear Alternate Exception Substitution Bits in Status Register

setSubsInexact	:1	clock
clearSubsInexact	:1	clock
setSubsSubunderFlow	:1	clock
clearSubsSubunderFlow	:1	clock
setSubsOverflow	:1	clock
clearSubsOverflow	:1	clock
setSubsDivByZero	:1	clock
clearSubsDivByZero	:1	clock
setSubsInvalid	:1	clock
clearSubsInvalid	:1	clock

## Implemented (but not required) Correctly Rounded Functions

exp	:9	clocks
log	:5	clocks
pow	:13	clocks
pow	:13	clocks
pow	:13	clocks

## Implemented Correctly Rounded Trig Functions (these accept integer input in degrees)

sind	:3	clocks
cosd	:3	clocks
tand	:3	clocks
cotd	:3	clocks

## Operations on Dynamic Modes

setBinaryRoundingDirection(NEAREST)	:1	clock
setBinaryRoundingDirection(POSITIVE)	:1	clock
setBinaryRoundingDirection(NEGATIVE)	:1	clock
setBinaryRoundingDirection(AWAY)	:1	clock
setBinaryRoundingDirection(ZERO)	:1	clock
restoreModes()	:1	clock
saveModes()	:1	clock
defaultModes()	:1	clock

## Native Integer, Logical and Bit Test and Branch Operators

and		2 clocks
or		2 clocks
xor		2 clocks
add		2 clocks
sub		2 clocks
addc		2 clocks
subb		2 clocks
setc		1 clock
mul		2 clocks
div		11 clocks
lshr		2 clocks
bset		2 clocks
bclr		2 clocks
compare		1 clock
shift.0 = shift:(uh:work_3, LEFT, 1)		2 clocks
shift.1 = shift:(uh:work_3, RIGHT, 3)		2 clocks
shift.2 = shift:(uh:work_3, LSL, 10)		2 clocks
shift.3 = shift:(uh:work_3, ASL, 5)		2 clocks
shift.4 = shift:(uh:work_3, ROL, 8)		2 clocks
shift.5 = shift:(uh:work_3, LSR, 6)		2 clocks
shift.6 = shift:(uh:work_3, ASR, 14)		2 clocks
shift.7 = shift:(uh:work_3, ROR, 20)		2 clocks
endi.0 = endi		2 clocks
convertFromBinaryToASCII		2 clocks
convertToBinaryFromASCII		2 clocks
enableInt		1 clock
disableInt		1 clock
setv		1 clock
clearv		1 clock
setN		1 clock
clearN		1 clock
setC		1 clock
clearC		1 clock
setz		1 clock
clearz		1 clock
IF (Z==1) GOTO: <label>		1 clock
IF (Z==0) GOTO: <label>		1 clock
IF (A==B) GOTO: <label>		1 clock
IF (A!=B) GOTO: <label>		1 clock
IF (C==1) GOTO: <label>		1 clock
IF (C==0) GOTO: <label>		1 clock
IF (N==1) GOTO: <label>		1 clock
IF (N==0) GOTO: <label>		1 clock
IF (V==1) GOTO: <label>		1 clock
IF (V==0) GOTO: <label>		1 clock
IF (A<B) GOTO: <label>		1 clock
IF (A>B) GOTO: <label>		1 clock
IF (A==B) GOTO: <label>		1 clock
IF (A!=B) GOTO: <label>		1 clock
IF (A<B) GOTO: <label>		1 clock
IF (A>B) GOTO: <label>		1 clock