

# CONTENTS

1	1. NO	TOPICS OF ATAL SIR	DATE	PAGE NO.
1		BOOLEAN ALGEBRA	21.10.2022	1 - 3
2		TYPES OF LOGICAL OPERATORS	03.11.2022	3 - 9
3		BASIC LOGIC GATES	10.11.2022	10 - 13
4		Draw LOGIC CIRCUIT	26.11.2022	14 - 15
5		TERMINOLOGY OF BOOLEAN ALGEBRA	29.11.2022	16 - 17
6		K-MAP KARNAUGH MAP	30.11.2022	18 - 20
7		RULES TO SIMPLIFICATION OF K-MAP	1.12.2022	20 - 25
8		BINARY ADDITION	10.12.2022	26 - 29
9		BINARY MULTIPLICATION	16.12.2022	29 - 34
10		BINARY TO OCTAL CONVERSION	08.12.2022	35 - 39
11		BINARY MULTIPLICATION	12.12.2022	39 - 41
12		DIGITAL CIRCUIT	20.12.2022	42 - 43
13		Half ADDER	18.1.2023	44 - 47
14		FULL ADDER	19.1.2023	47 - 50
15		MULTIPLEXER (MUX)	20.1.2023	51 - 53
16		DEMULTIPLEXER (DE-MUX)	31.1.2023	54 - 57
17		DECODER AND ENCODER	01.02.2023	58 - 60
18		ENCODER	03.02.2023	60 - 63
19		SEQUENTIAL CIRCUIT	17.02.2023	64 - 66
20		ASYNCHRONOUS SEQUENTIAL CIRCUIT	25.02.2023	66 - 69
21		SR - FLIP - FLOP	27.02.2023	72 - 74
22		D - FLIP - FLOP	28.02.2023	74 - 76
23		COMPARATOR	01.03.2023	77 - 82
24		RESISTOR	02.03.2023	83 - 86
25		BUS SYSTEM	13.3.2023	86 - 89
26		INSTRUCTION SET	14.3.2023	89 - 91
27		MEMORY ORGANISATION	15.3.2023	92 - 95

# BOOLEAN ALGEBRA

- ① TRUTH TABLE
- ② CIRCUIT DIAGRAM
- ③ ALGEBRIC EXPRESSION
- ④ K-MAP (Simplification)

Boolean Algebra: Boolean algebra is a branch of mathematics which deals with binary variables and their operations. It is also known as binary algebra or symbolic logic.

Introduction: Boolean algebra is a kind of algebra that is fundamental to computer operation and frequently used in digital electronics. It is also based in switching function in all digital systems. There are only two values that is input/output. In order to obtained closed form and expression b/w input and output algebra known as switching algebra. That is also developed by 'Claude E.' An electrical engineer who suggested that this algebra could be applied to solve the problems arising in telephone switching circuits. This switching algebra is a subset of more general algebra known as 'Boolean algebra'.

Boolean algebra was developed by George boole (1815 - 1864). He defined his principle in his book "An investigation of law of thought" 1854.

## Basic Technology of boolean algebra

- ① LOGICAL STATEMENT: The statements which can take only two values, that is either true or false are called logical statement.
- ② LOGICAL CONSTANT: The truth table value of logical statements are called logical statements. There are two logical constants which are true or false.
- ③ BINARY VALUED VARIABLE: The variables which can take only two values are called 'Binary valued variables'. That is 0 and 1, where True is equal to 1 and False equal to 0. True is called open switch and false is called closed switch.

## BOOLEAN OPERATORS AND STATEMENTS

- ① Compound statement : Logical statements which are combined with the help of logical operators to form compound statements.
- ② Logical operators : Operators which are used to form compound statements are called logical operators. They are as follows : NOT, AND and OR.

~~Date  
09.11.2022~~  
There are three types of logical operators. They are as follows:

- (i) NOT or (Negation operator)
- (ii) AND (Conjunction operator)
- (iii) OR (Disjunction operators)

**NOT :** This operator is unary operator because it operates on single variable. This operator is also called 'complement' and the symbol for this operator is 'N' or '−' or '1' is same. similarly  $x, \bar{x}, \neg x$ . Thus it will complement if it apply in the circuit.

Circuit diagram of not operator


Eg: we can define the not operator in the truth table.

Single variable truth table in NOT operator

### TRUTH TABLE


	X	$\bar{X}$
1	0	1
0	1	0

### CIRCUIT DIAGRAM



**AND:** This operator operates on two or more operands. AND operator is used to perform logical multiplication and this symbol for AND operator is DOT (.). Sign.

### CIRCUIT DIAGRAM



### TRUTH TABLE FOR AND OPERATOR

X	Y	XY
0	0	0
0	1	0
1	0	0
1	1	1

**OR :-** OR operators is used to perform logical addition and the symbol for OR operator is (+) sign.

Eg:-  $x+y$

### CIRCUIT DIAGRAM



### TRUTH TABLE

	X	Y	$X+Y$
	0	0	0
	0	1	1
	1	0	1
	1	1	1

Q. What is Boolean algebra?

The algebra which deals with only two quantities that is either true or false are called boolean algebra. The truth table value true of boolean algebra denoted by 1 and the false value of boolean algebra is denoted by 0.

Q. What is truth table?

Truth table is the tabular representation of all possible values of logical variables with all the possible outcomes for the given combination.

A Truth table consist of two major parts they are rows and column.

ROW:

The Horizontal lines of truth table are called rows the number of rows depends upon the number of input variables.

e.g. if we have two input values then there will be  $2^n$  formula.

where 'n' is the number of variable, Therefore  $2^2 = 2^2 = 4$  rows.

COLUMN :

The vertical lines in a truth table are called columns.

X	Y	F	
0	0	0	→ Rows
	1		
	0		

↓ Column

## Calculation of truth table :

### Rules:

- (i) Find out the values in the expressions.
- (ii) Once the values are put them into the formulae.
- (iii) Arrange them with all its possible outcomes.

Q. Prove the following using truth-table method.

$$(i) x + \bar{x}(x \cdot y) = x$$

$$(ii) (x')' = x$$

$$(iii) (x \cdot y)' = x' + y'$$

$$(iv) x + x'y = (x+x') \cdot (x+y)$$

$$(v) x + (x \cdot y) = x$$

x	y	$x \cdot y$	$x + x \cdot y$	x
0	0	0	0	0
0	1	0	0	0
1	0	0	1	1
1	1	1	1	1

RHS = LHS Proved

$$(ii) (x')' = x$$

x	(x')	x
0	0	0
0	0	0
1	1	1
1	1	1

RHS = LHS Proved

$$(iii) (x \cdot x)' = x' + x'$$

x	y	x \cdot y	x' + x'
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	0

RHS = LHS Proved

$$(iv) x + x'y = (x + x')(x + y)$$

x	y	x + xy	(x + x')(x + y)
0	0	1	0
0	1	1	0
1	0	1	1
1	1	1	1

RHS = LHS Proved

## BASIC LOGIC GATES:

Logic gates are the basic electronic circuits which perform the logical operations. The logic gates receives one or more input and produce a single output only after performing desired logical operation on the input.

"Many inputs but single output".

To make a complete circuit we have to use diode and transistor which makes the utilization of input and output of the electric current.

The gates are of two types

- (i) Fundamental gates
- (ii) Universal gates (derived gate)

### (i) Fundamental gates:

These gates are the logic gates with the help of which all other gates are created. Mainly there are three basic gates -

- (i) NOT GATE
- (ii) AND GATE
- (iii) OR GATE


### (iv) UNIVERSAL GATE:

These are the gates which combine with two logic gates to perform the desired output basically we use "NAND and NOR" Gates as are universal gate. In which a modified outcome will be displayed.

#### (a) NAND GATE:

This gate is the combination of AND and NOT gate. The NAND gate has Two or more input but only one output. it produces Output "1" when any of the input is 0.

#### CIRCUIT DIAGRAM




#### TRUTH TABLE

X	Y	$x \cdot y$	$\bar{x} \cdot \bar{y}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

### NOR GATE:-

This gate is the combination of 'NOT' and 'OR' gate. The NOR gate has two or more input but only one output. It produces output 1 when all inputs are 0.

### CIRCUIT DIAGRAM




### TRUTH TABLE

X	Y	$X+Y$	$X+\bar{Y}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

### EXCLUSIVE OR (X-OR) - $A \oplus B$ :

It is the combination of OR AND exclusive that means a additional space is provided to complete the circuit.

### CIRCUIT DIAGRAM




TRUTH TABLE

X	Y	$A = x + y$
0	0	0
0	1	1
1	0	1
1	1	0

Exclusive NOR =  $x - \text{NOR} (\overline{A \oplus B})$

In this circuit we find that if the same value present in the circuit will does not supply the output current.

CIRCUIT DIAGRAMTRUTH TABLE

X	Y	$A = \overline{x + y}$
0	0	1
0	1	0
1	0	0
1	1	1

## Terminology of Boolean algebra

A Boolean expression can be described by following terms:

### (2) Product term:

It is also known as (Minterm) a product term is a term of boolean expression in which two or more logical variables are connected by AND operator.

Ex.  $x \cdot x \cdot z$  : It is defined by a symbol " $\Sigma$ " sign. (summation).

TABLE OF MINTERM:

X	Y	Z	Minterm	Designation
0	0	0	$\bar{x} \cdot \bar{y} \cdot \bar{z}$	0
0	0	1	$\bar{x} \cdot \bar{y} \cdot z$	1
0	1	0	$\bar{x} \cdot y \cdot \bar{z}$	2
0	1	1	$\bar{x} \cdot y \cdot z$	3
1	0	0	$x \cdot \bar{y} \cdot \bar{z}$	4
1	0	1	$x \cdot \bar{y} \cdot z$	5
1	1	0	$x \cdot y \cdot \bar{z}$	6
1	1	1	$x \cdot y \cdot z$	7

## SUM TERM:

It is also known as 'MAX term'. A sum term is a term of a Boolean expression, in which two or more logical variables are connected by 'OR' operator.

Ex.  $x+y+z$ . It is defined by a symbol π sign.

## TABLE OF SUM TERM:

X	Y	Z	SUM TERM DESIGNATION	MINITAB	NAME	CD
0	0	0	$x+y+z$	0		
0	0	1	$x+y+\bar{z}$	1		
0	1	0	$\bar{x}+y+z$	2		
0	1	1	$\bar{x}+y+\bar{z}$	3		
1	0	0	$\bar{x}+y+z$	4		
1	0	1	$\bar{x}+y+\bar{z}$	5		
1	1	0	$\bar{x}+\bar{y}+z$	6		
1	1	1	$\bar{x}+\bar{y}+\bar{z}$	7		

## K - MAP - KARNAUGH MAP

A Karnaugh map method is a graphical technique for simplifying boolean function.

It is a two dimensional representation of a truth table. It provides a simple method for minimizing logic expression. This method is very much suitable upto four variables. No need to applying the logics and theorems for simplifying - execution can be defined in two forms.

(i) Minterms (SOP)

(ii) Max Term (POS)

A boolean function can be represent by a formula  $2^n$  to get the square.

Ex. If we have  $n$  number of variables will have  $2^n$  squares thus, a row of a truth table corresponds to a square in K - MAP.

## METHOD TO SIMPLIFY THE K-MAP EQUATION

### ① TWO VARTABLES K-MAP :

The Two variables K-map consist of four cells with formula  $(2^n)$ .

$x'y$	$y'$	$y$		0	1	
$x'$	$x'y'$	$x'y$		0	0 0 0 0 1	
$x$	$x'y'$	$xy$		1	1 0 1 1 0	

FIG OF 2 VARIABLE

### ② THREE VARTABLE K. MAP :

The Three variable K-map consist of eight cells by the formula  $2^n$  to get the squares.

$y'^2$	$y'z'$	$y'z$	$yz$	$y'z$		00	01	11	01	
$x'$	$x'y'z'$	$x'y'z$	$x'yz$	$x'y'z$		0	000	001	011	001
$x$	$xy'z'$	$xy'z$	$xyz$	$xy'z$		1	100	101	111	101

FIG OF 3 VARIABLES

## FOUR VARIABLE K-MAP :

Four variable K-map consist of 16th cell by the formula  $2^4$  to get the squares.

$\cancel{z'w}$	$z'w'$	$z'w$	$zw$	$zw'$
$x'y'$	0000	0001	0011	0010
$x'y$	0100	0101	0111	0110
$xy$	1100	1101	1111	1110
$xy'$	1000	1001	1111	1010
	8	9	11	10

## FIGURE OF 4 VARIABLES

Date 1.12.2022

## RULES TO SIMPLIFICATION OF K-MAP

- ① Draw K-map from the boolean function:
- ② Make groups of ones (1)
- ③ Write terms for each groups.
- ④ Write the final minimized expressions.

## GROUPING METHOD:

### ① PART METHOD:

This is a group of two adjacent ones in a single row or column e.g.

$x'$	$y'$	$y$	$y'$
$x'$	①	②	$x'$
$x$	①		①

### ② GUARD METHOD:

Group of four continuous ones in a single row or column either in horizontal or vertical form.

$y_2$
①
①
①

### ③ OCTAL METHOD:


Group of eight ones is called Octal method:

$\frac{x}{x'} \frac{y}{y'} \frac{z}{z'}$

1	1	1	1
1	1	1	1
1	1	1	1
1	1	1	1


## (4) OVERLAPPING METHOD:-

While making groups we must fix biggest groups. We can overlap the same ones or group for overlapping.




## (5) MAP ROLLING METHOD:

When four ones are present at the edge of the edge of the cells or make the group by rolling.



## (6) REDUNDENT METHOD:-

When any group is overlapped with the two different groups then that group will be removed which will overlap the others.



Q. Draw the K-map for following exp:

IF  $F(a,b,c,d) = \Sigma(0,4,8,12)$  and simplify the equation.

$ab'$	$cd$	$c'd'$	$c'd$	$cd$	$cd'$
$a'b'$	0	1	3	2	
$a'b$	4	5	7	6	
$ab$	12	13	15	14	
$ab'$	8	9	11	10	

$$\begin{aligned} F(a,b,c,d) &= \Sigma(a'b'c'd' + a'b'c'd + ab'c'd' + ab'c'd) \\ &= \Sigma(c'd') \end{aligned}$$

Q. Simplify  $F(x,y,z,w) = \Sigma(0,2,7,8,10,15)$

0, 2, 7, 8, 10, 15

$x$	$y$	$z$	$w$
1	0	1	9
4	5	17	6
11	13	19	14
18	9	11	10

$$F(XYZW) = \Sigma(x'y'z'w' + x'y'zw' + xy'z'w' + xy'zw')$$

$$= y'w'y'w'y'w'y'w'$$

$$F(XYZW) = \Sigma (X'YZW + XYZW)$$

$$= \Sigma (YZW) \text{ has pair}$$

③ Obtain a simplified form.  $F \in U, V, W, Z$   
 $= \sum(0, 1, 3, 4, 5, 7, 9, 10, 11, 13, 15)$

$U'V'W^2$	$W'Z'$	$W'Z$	$WZ$	$WZ'$
$U'V'$	1	0	1	1
$UV'$	1	1	1	1
$UV$	1	1	1	1
$UV'$	1	1	1	1

$$\begin{aligned}
 F(C)UVZW &= \sum (U'V'W'Z' + U'V'W'Z + U'VW'Z' + U'VW'Z + \\
 &\quad + U'V'W'Z + U'V'WZ + U'VW'Z + U'VWZ + \\
 &\quad + U'V'W'Z + U'VW'Z + UVW'Z + UVW'Z + \\
 &\quad + U'V'WZ + U'VWZ + UVWZ + UV'WZ + \\
 &\quad + UV'WZ + UV'WZ') \\
 \text{Ans} &= U'U'U'W'ZZU'ZU'ZU'ZU'ZZU'W'ZU'ZZZZZZV'V'
 \end{aligned}$$

Q.  $F(a,b,c,d) = \Sigma(0, 2, 4, 5, 7, 8, 10, 12, 13, 15)$

<del>ab</del>	<del>c'd</del>	<del>c'd'</del>	<del>cd</del>	<del>cd'</del>				
$a'b'$	1	0	1	1	1	1	1	1
$a'b$	1	0	1	0	0	0	0	0
$ab$	1	0	1	0	1	0	1	0
$ab'$	0	1	0	1	0	1	0	1

$$F(a,b,c,d) = \Sigma a'b'c'd' + a'b'c'd' + a'b'c'd' + a'b'c'd + ab'c'd' + ab'c'd + a'b'c'd + a'b'c'd + ab'c'd + ab'c'd + ab'c'd' + ab'c'd'$$

$$F(a,b,c,d) = \Sigma c'c' a' b' b b a' d' d'$$

Ans

Q.  $F(x,y,z,w) = \Sigma(1, 3, 4, 5, 7, 11, 12, 13, 15)$  and  
also write circuit diagram.

<del>x'y</del>	<del>zw</del>	<del>z'w'</del>	<del>z'w</del>	<del>zw</del>	<del>z'w'</del>	<del>zw'</del>	<del>zz'</del>	<del>ww'</del>
$x'y'$	0	1	1	0	1	0	1	1
$xy$	1	0	1	0	1	0	0	1
$xy'$	1	0	1	0	1	0	0	0

$$F(x,y,z,w) = \Sigma x'y'z'w + x'y'zw + x'y'zw + x'yzw + x'yz'w' + x'yz'w + x'yz'w' + x'yz'w + x'yzw + xy'z'w + xyzw$$

$$F(x,y,z,w) = \Sigma w w w w w y x'y w w x w x' y z w$$

$y w$  Ans

## BINARY ADDITION

(i)  $110111 + 110011$

$$\begin{array}{r}
 110111 \\
 + 110011 \\
 \hline
 1010010
 \end{array}$$

(ii)  $101001111 + 1110110 =$

$$\begin{array}{r}
 101001111 \\
 + 1110110 \\
 \hline
 111000101
 \end{array}$$

(iii)  $1011011 \cdot 1101 + 10011 \cdot 011$

$$\begin{array}{r}
 1011011 \\
 + 10011 \\
 \hline
 1101110
 \end{array}
 \quad
 \begin{array}{r}
 1101 \\
 011 \\
 \hline
 10000
 \end{array}$$

## BINARY SUBTRACTION

RULES :

X	Y	Difference	Borrow	
0	0	0	0	00   01
0	1	1	1	
1	0	1	0	
1	1	0	0	

(i)  $111001 - 1101$

$$\begin{array}{r}
 111001 \\
 - 1101 \\
 \hline
 101100
 \end{array}$$

(ii)  $100111 - 10110$

$$\begin{array}{r}
 100111 \\
 - 10110 \\
 \hline
 010001
 \end{array}$$

Q. Convert decimal number  $(53.39)_{10}$  into Hexadecimal.

A.  $(35.6307)_{16}$

$$16 \mid 53 \mid R$$

$$\quad\quad\quad | 3 \quad | 5$$

FRACTION PART

$$0.39 \times 16 = 6.24 = 6$$

$$0.24 \times 16 = 3.84 = 3$$

$$0.84 \times 16 = 13.44 = 13$$

$$0.44 \times 16 = 7.04 = 7$$

6 3 1 3 7

6 3 0 7

Q. Convert  $(0.52)_{10}$  to its binary equivalent (8th Places).

$$\Rightarrow \begin{array}{l} \text{Int} \\ 0 \end{array} \quad \begin{array}{l} \text{Exp} \\ \times 52 \end{array} \quad = (0.10100001)_2$$

110011  
01101  
100010

## FRACTION PART

$$0.52 \times 2 = 1.04 = 1$$

$$0.04 \times 2 = 0.08 = 0$$

$$0.08 \times 2 = 0.16 = 0$$

$$0.16 \times 2 = 0.32 = 0$$

$$0.32 \times 2 = 0.64 = 0$$

$$0.64 \times 2 = 1.28 = 1$$

$$0.28 \times 2 = 0.56 = 0$$

$$0.56 \times 2 = 1.12 = 1$$

Q. Convert (0.125) to its binary equivalent.

Int	Exp	= (0.0100) <sub>2</sub>
0	.125	

## FRACTION PART

$$0.125 \times 2 = 0.250 = 0$$

$$0.250 \times 2 = 0.500 = 0$$

$$0.500 \times 2 = 1.000 = 1$$

$$0.000 \times 2 = 0 = 0$$

Q. Convert (48.65)<sub>10</sub> to its octal conversion.

Int	Exp	= 6.5146
48	.65	

$$8 \mid 48 \\ 6 \mid 0$$

### FRACTIONAL PART

$$0.65 \times 8 = 5.2 = 5$$

$$0.2 \times 8 = 1.6 = 1$$

$$0.6 \times 8 = 4.8 = 4$$

$$0.8 \times 8 = 6.4 = 6$$

~~Date  
10/12/2022~~

### BINARY MULTIPLICATION :

### RULES FOR MULTIPLICATION :

X	Y	RESULT
0	0	0
0	1	0
1	0	0
1	1	1

X	Y	SUM	CARRY	OUT
0	0	0	0	0
0	1	1	0	
1	0	1	0	
1	1	0	1	

Date 16-12-2022  
Page 30

## NUMBER SYSTEM :

A NUMBER system is a writing system for expressing numbers that is a mathematical notation for representing numbers of a given set.

There are four types of number system -

- (i) Decimal number system
- (ii) Binary number system
- (iii) Octal number system
- (iv) Hexa decimal number system

### (i) DECIMAL NUMBER SYSTEM :

In a decimal number system, 10 digits from 0 to 9 are used. The base of this number is  $10^{\text{th}}$ .

$$\text{e.g. } 2345 = 2 \times 10^3 + 3 \times 10^2 + 4 \times 10^1 + 5 \times 10^0$$

1000 <sup>th</sup> position	100 <sup>th</sup> position	10 <sup>th</sup> position	Unit position
+	+	+	=
1	0	4	5

Here the powers of 10 indicates the relative position of the digit of the number from "right to left". They may be called as the place values of the digits.

A Decimal fraction may be also expressed

$$\text{e.g. } 45.23 = 4 \times 10^1 + 5 \times 10^0 + 2 \times 10^{-1} + 3 \times 10^{-2}$$

Tenth position	Unit position	$\frac{1}{10}$ th position	$\frac{1}{100}$ th position
----------------	---------------	----------------------------	-----------------------------

### (ii) BINARY NUMBER SYSTEM :

The binary number system has two digits that is 0 and 1. Computer use binary system because the electrical devices can understand only on (1) and off (0) condition.

Thus, binary number can be constructed just like decimal number except that the base is (2)

$$\begin{aligned} \text{e.g. } (101)_2 &= 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 \\ &= 4 + 0 + 1 \\ &= 5 \end{aligned}$$

## Q. BINARY TO DECIMAL CONVERSION

$$(i) (75)_{10}$$

$$\Rightarrow 101011$$

$$(ii) (135)_{10}$$

$$\Rightarrow 1000111$$

$$(iii) (222)_{10}$$

$$\Rightarrow 1101110$$

$$(iv) (1111001)_2$$

$$\Rightarrow (121)_{10}$$

(v) The Octal Number System :

In Octal number system the base is (8).

Thus, eight (8) symbol can be informed by the numbers by (0-7).

$$\text{e.g. } (25)_8 = (21)_{10}$$

## (iv) HEXA DECIMAL NUMBER SYSTEM:

The hexa decimal number system has a base '(16)' and the combination of the digits are from (0-9) and 10, 11, 12, 13, 14, 15 as per the hexa decimal but in place of 10 we have to write (A), 11-B, 12-C, 13-D, 14-E, 15-F respectively.

$$\text{eg. } (3V)_{16} = ( )_{10} \\ = (49)_{10}$$

## NUMBER BASE CONVERSION

## (i) DECIMAL TO BINARY CONVERSION:

(a) Convert the decimal  $(81)_10$  to binary.

$$(81)_{10} - ( )_2 \\ \Rightarrow = 101001$$

(b) Convert  $(1100101)_2$  into decimal number.

$$(1100101)_2 - (?)_{10}$$

$$\Rightarrow (101)_{10}$$

(c) Convert  $(110110)_2$  into decimal number.

$$(110110)_2 - (?)_{10}$$

$$= (54)_{10}$$

(d) BINARY FRACTIONS

Convert  $(11.111)_2 - (?)_{10}$

$$(11.111)_2 - (?)_{10}$$

$$\Rightarrow 3 (0.875)$$

Convert  $(1011.1101)_2$  into decimal

$$(1011.1101) - (?)_{10}$$

$$= 10.9375$$

$$(11.8125)_{10}$$

## BINNRY TO OCTAL CONVERSION

(a)  $(110111)_2 = (?)_8$

1<sup>st</sup> step  $\rightarrow$  Convert into decimal

2<sup>d</sup> step  $\rightarrow$  AFTER converting divided into 3 to convert into Octal.

### SHORTCUT

1. Made a group of 1's and 0's of three from left to right.

$$(110 \ 111)_2 = (?)_8$$

$$110 - 6$$

$$111 - 7$$

$\Rightarrow$

$$(67)_8$$

1's complement no.

- (i) BINARY ADDITION
- (ii) BINARY SUBTRACTION
- (iii) BINARY MULTIPLICATION
- (iv) BINARY DIVISION

### BINARY ADDITION :

Binary Addition is very much similar and simpler than decimal addition. Only four possible addition of Bit are possible to calculate the equation as shown in the table :

When we add we start with the least significant bit depending upon the values  $x$  and  $y$  of bits to be added : we would have a sum and may have a carry for the next stage of addition .

TABLE OF BINARY ADDITION  
( HALF ADDER )

X	Y	SUM	CARRY
1	0	1	0
0	0	0	0
1	1	1	0
0	1	1	1

(a)  $111 + 101 = 1100$

$111 + 101$

$$\begin{array}{r} 111 \\ 101 \\ \hline 1100 \end{array}$$

$1100 = 12$

(b)  $1101 + 10001 = 11110$

$$\begin{array}{r} 10001 \\ 1101 \\ \hline \end{array}$$

$$\begin{array}{r} \\ \\ \hline 11110 \end{array}$$

$11110 = 30$

(c)  $110111 + 101100 = 1100011$

$$\begin{array}{r} 110111 \\ 101100 \\ \hline 1100011 \end{array}$$

$1100011 = 99$

CONVERT 1<sup>st</sup> COMPLIMENT NO

In the first compliment system the representation of positive numbers is identified to that used in the sign magnitude system (that is express a number by a sign forming by the magnitude). It consist of a sign bit in the left most position followed by the magnitude bits. In this conversion the One is converted into 0, and zero is converted into 1.

$$(15)_{10} \rightarrow (111)_2$$

$$(111)_2 \rightarrow (000)_2$$

2<sup>s</sup> COMPLIMENT :

The 2<sup>s</sup> compliment representation of a negative number is obtained by adding 1 to the 1<sup>s</sup> compliment of that number thus we can get the 2<sup>s</sup> compliment number by followed the rules of addition.

$$(15)_{10} - (111)_2 \rightarrow (000)_2 \rightarrow (0001)_2$$

## BINARY DIVISION :

### RULES

$$0 \div 0 = 0$$

$$1 \div 1 = 1$$

Q. Convert the binary division of 101101 by 101.

$$\begin{array}{r} 1001 \\ 101 \sqrt{101101} \\ 101 \\ \hline 000101 \\ 101 \\ \hline 000 \end{array}$$

$$\Rightarrow 1001$$

Q. Convert the binary division of 11011 by 101.

$$\begin{array}{r} 101 \\ 101 \sqrt{11011} \\ 101 \\ \hline 00111 \\ 101 \\ \hline 010 \end{array}$$

$$\Rightarrow 101$$

## DIGITAL CIRCUIT.

### DIGITAL CIRCUIT :


It is a circuit by which electronic current will supply to work the electronic device. It is divided into two parts.

- (i) Combinational circuit
- (ii) Sequential circuit

### COMBINATIONAL CIRCUIT

Its output is depend only on present input and memory units are used to store the current. That is it produce the output same as they input provided.

### BLOCK DIAGRAM




Eg. Adder, encoder, decoder, multiplexer, demultiplexer, comparator.

## SEQUENTIAL CIRCUIT:

These are the circuit which have designed with the help of combinational circuit and added a memory unit to provide the flip-flop motion into the circuit. Output of sequential circuit depends upon processed output as well as previous output.

Block diagram



Eg. flip-flop  
Counters  
Registers

## Half Adder :

What is adder?

An adder is a device that can add two binary digits or more. It is a type of digital circuit that performs the operations of addition. It is mainly designed for the addition of binary numbers but they can be used in various other applications like Binary code decimal and address decoding.

There are two types of adders:

One is Half adder and another one is known as Full adder.

### (i) Half adder:

There are two inputs and two outputs in a half adder. Inputs are named as A and B and the output are named as sum and carry. The sum is denoted as "X-OR" of the input A and B. Carry is denoted as "AND" of the input "A and B" with the help of Half adder. We can design circuit that is


Capable of performing simple addition with the help of performing simple addition with the help of logic gates.

Table of Half adder:

A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

These are the least possible signal bit combination but the result will always shown by the help of sum and carry. Therefore, we have to combine two values to get the result of Half adder.

Basic diagram of Half adder:



Date 18.1.2023  
Page 46

Truth table :

A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

K-map :

		B	B' 0	1 B	
		A' 0	..	1	
A	1	..	0, 1		
	0	..	1		

$$= \bar{A}B + A\bar{B} = A \oplus B$$

Fig of sum is X-OR

		B	B' 0	1 B	
		A' 0	..	1	
A	1	..	0, 1		
	0	..	1		

$$\text{CARRY} = AB$$

P.T.O.

Circuit Diagram :




Fig of circuit diagram

Date - 19.01.2023

Full adder :

The Full adder is the co-ordination of three variables and it produces sum and carry as like the Half adder. Full adder is an arithmetic logic circuit design to add two single bit with a carry.

The Full adder is a little more difficult to implement than a Half adder. The main difference between a Half adder and full adder is that the full adder has three input and two output. The Full adder is the two input A and B

Date 19-1-2023  
Page 48

and third input is a carry input. It is denoted by  $C_{in}$ . The output carry is designated as  $C_{out}$  and the normal output is designated as  $S$ (sum).

The truth table of the Full adder circuit is as shown:

A	B	$C_{in}$	sum	carry	
0	0	0	0	0	
0	1	0	1	0	
0	0	1	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	1	0	0	1	
1	0	1	0	1	
1	1	1	1	1	invalid output

The output sum is an  $x$ -OR between the input A and the Half adder sum output B.

The  $C_{out}$  will be true only if only of the two inputs out of the three are high or at logic one. Thus, a Full adder circuit can be implemented with the help of two adder circuit. The first Half

adder circuit will be used to add A and B produce A and B to produce a partial sum. The second Half adder logic can be used to add Cin to the sum produced by the first Half adder circuit. Finally, the output S is obtained.

Logic circuit :




Fig. Block Diagram

The three variable K-map:

A \ B	00	01	11	10
0	0	1	1	0
1	1	0	0	1

$A + B + Cin$  and to

Date 19-1-2023  
Page 50

A	B	Cin	00	01	11	10
0	0		0	1	1	0
1	1		4	3	7	6

$$= B \cdot \text{Cin} + AB + \text{Cin}$$

Circuit diagram :





Fig of circuit diagram

## Multiplexers / Multiselecter (MUX) (4x1)

A multiplexer is a combinational logic circuit which accepts many inputs but selected only one 1 input to be passed on the output. It is sometimes referred to as a data selector or selector since it selects only one of the inputs. The selection of the input to be passed is done by a set of control signals known as selection inputs. The value of these selection input will be determined the input that is to be passed on the output.

The multiplexer connects multiple inputs to a single output. At anytime of the input is selected to be passed to the output.

Block diagram :




This represents 4x1 multiplexer. There are four input lines labeled as  $I_0, I_1, I_2, I_3$ . One of these line is selected to provide to the output signal  $D$  (zero). To select one of the four possible inputs a 2 bits selection code is needed and this is implemented as two selection lines labeled as  $S_0$  and  $S_1$ .

Truth table for multiplexer :

$S_0$	$S_1$	$O$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

Multiplexer are used in digital circuit to control signals and data switching with the help of truth table we finally define the logical diagram of the multiplexer the current which is flowing always depend on the enable lines.


## Logical Diagram:



## DEMULTI PLEXER :

A Demultiplexer is a combinational circuit that performs the reverse operation of multiplexer. It takes one single input and passes this to the output number specified by the select input since there are ' $n$ ' selection lines these will ' $2^n$ ' possible ' $10^n$ ' possible combination of zeros and ones so each combination can select only one output. It is also called DE-MUX or Data Distributor.

We are trying to design ' $1 \times 4$ ' Demultiplexer in which it has 1 input ' $I$ ', Two (2) selection lines as  $S_0$  &  $S_1$  and four outputs  $O_0, O_1, O_2, O_3$  which shows the outputs of each stages, The Block diagram are as shown:



The single output 'T' will be connected to one of the four outputs from 'O<sub>0</sub>' to 'O<sub>3</sub>' based on the values of selection lines S<sub>0</sub> and S<sub>1</sub>.

The truth table of 1x4 DE-MUX as shown :

S <sub>0</sub>	S <sub>1</sub>	Input	Output
0	0	1	O <sub>0</sub>
0	1	1	O <sub>1</sub>
1	0	1	O <sub>2</sub>
1	1	1	O <sub>3</sub>

OR

S <sub>0</sub>	S <sub>1</sub>	Input	OUTPUT
0	0	1	O <sub>0</sub> O <sub>1</sub> O <sub>2</sub> O <sub>3</sub>
0	1	1	0 1 0 0
1	0	1	0 0 1 0
1	1	1	0 0 0 1

From the truth table we can directly write the boolean function for each output they are as follows:

$$O_0 = S_0' S_1' I$$

$$O_1 = S_0' S_1 I$$

$$O_2 = S_0 S_1' I$$

$$O_3 = S_0 S_1 I$$

We can implement these boolean function using inverters and input as AND gates the circuit diagram of 1x4 'DE-MUX' is as shown:





Fig of Circuit Diagram

High order of DE-MUX :

$1 \times 8$  } High - DE-MUX  
 $1 \times 16$



## D E - Coder and En coder:

A De - coder is a combinational logic circuit that accepts a set of inputs that represent a binary number and activates that output which corresponds to the input binary number. A De - coder 'n' inputs and (One single line) and ' $2^n$ ' output lines.

Let 2 (two) to 4 (four) De - coder has two input  $I_0$  &  $I_1$ . and four output such as  $O_0, O_1, O_2, O_3$ . The Block diagram of 2 to 4 De - coder is as shown:




Fig of Block - Diagram


As we know that current will flow when enable line has higher value that is 1. It can not flow the current if it has a value 0, that means it is in

which is activated at a time. At the output it displays a value corresponding to the activated input.

An encoder has "2" input lines and "n" output lines.

Let us consider a 2 encoder which has 4 inputs, such as  $I_0, I_1, I_2, I_3$  and 2 output A & B.

The Block diagram are as shown:



Define the truth table of the Block diagram which is as known:

INPUT				OUTPUT	
$I_0$	$I_1$	$I_2$	$I_3$	A	B
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

A '4x2' priority encoder has four input as  $I_0, I_1, I_2, I_3$  and two outputs A and B. Here, the input  $I_3$  has the highest priority whereas the input  $I_0$  has the lowest priority. In this case even if more than one input as ' $1$ ' at the same time the output will be the binary code corresponding to the input which is having higher priority.

Equations of these output are as follows:

$$A = I_0' I_1' I_2 I_3' + I_0' I_1' I_2' I_3$$

$$B = I_0' I_1 I_2' I_3' + I_0' I_1' I_2' I_3$$

With the help of the equation we are going to design a circuit diagram for encoder:

## CLASSIFICATION OF SEQUENTIAL CIRCUIT

It is of two types :

- (i) Synchronous sequential circuit
- (ii) Asynchronous sequential circuit


### (i) SYNCHRONOUS SEQUENTIAL CIRCUIT :

These circuits uses clock signal and label input (pulses). The output pulse is the same duration as the clock pulse for the clocked sequential circuit since they wait for the next pulse to arrive to perform the next clock pulse to arrive to perform next operation. So, these circuits are bit slower compared to asynchronous.

Label output changes state at the ~~an~~ input pulse and remains in that unit until the next input or clock pulses arrived.

We use synchronous sequential circuits in synchronous counters, flip-flop and in the design of (MOORE - MEALY) state management machine.

## BLOCK DIAGRAM:



## ASYNCHRONOUS SEQUENTIAL CIRCUIT:

~~DATE 25.02.2023~~

These circuits do not use internal clock signal but uses the pulses of the input. These circuits are faster than synchronous sequential circuit because there is clock pulses and change their state immediately when there is a change in the input signal. We use asynchronous sequential circuits when speed of operation is important and independent of internal clock pulses.




Fig. of Asynchronous S.C.

These circuits are more difficult to design and output is uncertain.

### FLTP - FLOP:

Flip-flop is a memory element which is capable of storing a bit of information and is used in clocked sequential circuits.

A flip-flop has two outputs: one is for normal values of 1 and other for compliment values of 0 the bit stored in it.

A flip-flop can maintain binary state indefinitely (as long as power is delivered to the circuit) until directed by input signal to switch. A flip-flop is also known as "stable multivibrator".

The basic flip-flop or latch are the flowing condition state of flip-flop.

A basic flip-flop circuit can be constructed from two NAND GATE OR TWO NOR GATE.






Fig of Flip-Flop circuit of NAND GATE

Fig. of flip-flop circuit of NOR GATE



### BLOCK DIAGRAM:



## The truth table of flip-flop

R	S	Q	$\bar{Q}$	CONVERSION
0	0	x	x	No change
0	1	1	0	Set
1	0	0	1	Reset
1	1	?	?	undetermined

Flip-flop are of different types depending on how their inputs and clock pulses causes transition between two states.

There are four basic types of flip-flop

- (i) SR Flip-flop
- (ii) JK Flip-flop
- (iii) D Flip-flop
- (iv) T Flip-flop


Date 28.02.2023  
Page 70

## D - FLIP - FLOP :

A D - flip - flop is a clocked flip - flop with a single digital input 'D'. Each time a D - flip - flop is clocked its output

The circuit is similar to the SR latch except for the clock signal and two AND gates. The SR - flip - flop circuit responds to all the positive edge of the clock pulses to the inputs S and R. SR - flip - flop is not used as a storage device for a single data bit. Its block diagram will be shown as like:

### BLOCK DIAGRAM OF SR - FLIP - FLOP



As we consider a block diagram given can generate a truth table also:

### SR - FLIP - FLOP TRUTH TABLE:

S and R are the two inputs to the SR - flip - flop. The flip - flop Q represents the state of the SR - flip - flop before applying the input and Q + 1 represents the state of the SR - flip - flop as output.

27.02.2023  
74

The truth-table for SR-flip-flop is as shown:

### SR- FLIP- FLOP TRUTH TABLE:

CLOCK	S	R	$Q_{n+1}$	STATE
0	x	x	$Q_n$	x
1	0	0	$Q_n$	Hold
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	1	Invalid

### D - FLIP- FLOP:


A D-Flip-flop is a clocked flip-flop with a single digital input 'D'. Each time a D-Flip-flop is clocked its output follows the state of D. The D-Flip-flop has only two inputs 'D' and 'CP'. The D input goes precisely to the S input and its complement is used to R input (Reset input) which is at 0 - the outputs of gates are at the one level and the circuit can not convert.

P.T.O.

Date 23-02-2023  
Page 75


state regardless of the value of D. The D input is sampled when CP is equal to 1. If D is one the Q output goes to 1. Locating the circuit in the set state.

### BLOCK DIAGRAM OF D-FLIP-FLOP



The D - flip-flop obtains the destination capacity to manage data into its internal storage. These types of flip-flop is known as a gated D-latch. The CP input is provided given the destination to denote that these input allows the gated latch to create applicable date entry into the circuit.


## LOGICAL CIRCUIT OF D- FLIP-FLOP



TRUTH TABLE OF D- FLIP- FLOP :

CP	$Q(n)$	D	$Q(n+1)$
0	0	0	0
1	0	1	1
0	1	0	0
1	1	1	1

K-MAP:





## COMPARATOR :

A comparator is a logic circuit used to compare the magnitudes of two binary numbers. In electronics, a comparator is a device that compares two voltages or currents and outputs a digital circuit signal indicating which is larger. It has two analog input terminals  $v_+$  and  $v_-$  and 1 binary digital output  $v_o$ . The output will be as shown:

$$v_o = \begin{cases} 1 & \text{if } v_+ > v_- \\ 0 & \text{if } v_+ < v_- \end{cases}$$

A comparator consists of a specialized high-gain differential amplifier. They are commonly used in devices that measure and digitize analog signals, such as analog-to-digital converters (A.D.C.s) as well as "relaxation oscillators". The comparator has three output: equal to, greater than, less than. It can be 2-bit comparators or 3-bit comparators.

## BLOCK DIAGRAM OF COMPARATOR:



e.g. LM 339 (It is a dedicated comparator chip)

Which is design to interface with a digital circuit logic interface. The output is a binary state often used to interface real world signals to digital circuit.

(Input, Output, Address)  $\Rightarrow$  A & B

(Address, A)  $\Rightarrow$  83H

(Address, B)  $\Rightarrow$  A1H

## TRUTH TABLE FOR 2 BIT COMPARATOR :

INPUT				OUTPUT		
A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	A <sub>GB</sub>	A <sub>EB</sub>	A <sub>LB</sub>
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

EQUATION FOR THE MAGNITUDE:

$$A_{GB} = \Sigma m (4, 8, 9, 12, 13, 14)$$

$$A_{EB} = \Sigma m (0, 5, 10, 15)$$

$$A_{LB} = \Sigma m (1, 2, 3, 6, 7, 11)$$

## K-MAP FOR THE MAGNETIC EQUATION:


$\bar{B}_1 \bar{B}_0$	$\bar{A}_1 \bar{A}_0$	$\bar{A}_1 A_0$	$A_1 A_0$	$A_1 \bar{A}_0$
$\bar{B}_1 \bar{B}_0$	0	1	3	2
$\bar{B}_1 B_0$	1	4	5	6
$B_1 \bar{B}_0$	1	12	13	14
$B_1 B_0$	1	8	9	10

Fig of AGIB MAGNETIC EQUATION

$$\sum m = (B'_1 B'_0 \bar{A}'_1 A'_0 + B'_1 B'_0 A'_1 A'_0 + B'_1 B'_0 A'_1 A'_0 \\ + B'_1 B'_0 A'_1 A'_0 + B'_1 B'_0 A'_1 A'_0 + B'_1 B'_0 A'_1 A'_0 \\ + B'_1 B'_0 A'_1 A'_0 + B'_1 B'_0 A'_1 A'_0)$$

$$\sum m = (A'_0 B'_1 B'_0 A'_1 A'_0 + B'_1 B'_0 A'_1 A'_0 + B'_1 B'_0 A'_1 A'_0 \\ + B'_1 B'_0 A'_1 A'_0 + B'_1 B'_0 A'_1 A'_0 + B'_1 B'_0 A'_1 A'_0)$$

CIRCUIT DIAGRAM OF AGIB :



## K-MAP FOR MAGNETIC EQUATIONS

$B_1 B_0 A_1 A_0$	$A_1 A_0'$	$A_1' A_0$	$A_1 A_0$	$A_1' A_0'$
$B_1' B_0$	1	0	1	0
$B_1' B_0$	1	0	1	0
$B_1 B_0$	1	0	1	0
$B_1 B_0'$	0	1	1	0

Fig of AEB Magnetic equation

$$\text{Em} = C B_1 B_0' A_1' A_0' + B_1' B_0 A_1 A_0' + B_1 B_0 A_1 A_0' + B_1' B_0' A_1 A_0'$$

$$= A_1 A_0' B_0' B_0 A_1 A_0'$$

## CIRCUIT DIAGRAM OF AEB

A<sub>1</sub>      A<sub>0</sub>      B<sub>1</sub>      B<sub>0</sub>


## K-MAP FOR MAGNETIC EQUATION:

$A' A_o$	$B_i B_o$	$A_i A_o'$	$A_i' A_o$	$A_i A_o$	$A_i' A_o'$
		0	1 1	1 3	1 2
		4	5 1	3 1	6
		12	13	15	14
		8	9 1	11	10

Fig of ALB magnetic equation

$$\sum m = 1 B_i' B_o' A_i' A_o + B_i' B_o' A_i A_o + B_i B_o' A_i A_o + B_i B_o' A_i A_o' + B_i' B_o A_i A_o + B_i' B_o A_i A_o'$$

## CIRCUIT DIAGRAM OF ALB



## RESISTOR :

Date 02.9.2023  
Page 83

It is the part of control unit that are used for storing the instruction code from the memory. Resistor are used to quickly accept, store and transfer data and instructions that are being used immediately by the CPU. There are various types of resistors those are used for various purpose these resistors are used for various operations while we are working on the system then these resistors are used by the CPU for performing the operations. When we gives some input to the system then the input will be stored into the resistor and when the system will gives us the result after processing then the result will also be from the resistor. Therefore we can say the resistor are the part of control unit that are used for storing the instruction code from the memory.

Basically there are many - Registers, some of them are as follows:

REGISTER SYMBOL	NO. OF BITS	REGISTER FNAME	FUNCTION
DR	16 bits	Data Register	Holds the memory operands
AR	16 bits	Address Register	Holds the address of memory
AC	16 bits	Accumulator	Process register
IR	16 bits	Instruction Register	Holds the instruction code
PC	12 bits	Programme Centre	Holds the address of instruction code
PR	16 bits	Temporary Register	Holds temporary data
INPR	8 bits	Input Register	Holds the input character
OUTR	8 bits	Output Register	Holds the output character

The maximum bits held by the register is 16 bits. The memory unit can hold 4096 words or character.

$$\therefore 4096 \text{ words} = 2^{12} = 16 \text{ bits}$$

In other words we can say that a register is a group of flip-flop that stores group of flip-flop.

Flip-flop can stores 1 bit of information

2 bit  $\rightarrow$  2 . flip - flop

3 bit  $\rightarrow$  3 . flip - flop

4 bit  $\rightarrow$  4 . flip - flop

group of bit (group of flip-flop)

A register is capable of shifting its binary information to left is called shift - register. It can be represent by the block - diagram.

02-03-2023  
26




Fig of 4 bit (D- flip- flop)

Date  
13.03.2023

## BUS SYSTEM IN COMPUTER ARCHITECTURE

### BUS SYSTEM:

The CPU must be able to communicate with all devices. The devices are connected together by a communication channel called a bus. A bus is composed of set of communication line or wires.

There are three different buses in computer system they are:

- (i) Data bus
- (ii) Address bus
- (iii) Control bus

### (i) DATA BUS:

A bus that connects major components such as: processor, memory, input / output devices to share the information. There are fifty to hundred of separate lines and each line assigns some special function.


The most common bus is the data bus. A data bus carries data. It is an electrical path that connects the C.P.U., memory, I/O devices and secondary storage devices. The bus contains parallel group of lines. The number of lines in bus affects the speed at which the data travels b/w different components. If consist of 8, 32, 64, 128 and more separate lines. The number of lines referred as width of data bus. It is a bidirectional component.

## (ii) ADDRESS BUS :

An address bus carries address information. It is a set of wires similar to the data bus but it only connects CPU and memory unit. Whenever the processor needs data from the memory it places the address of data on the address bus. The address is carried to the memory where the data from the requested address is fetched and placed on the data bus. The data bus carries to CPU. It is used to identify the source or destination of data. It is uni-directional source of data.

## (iii) CONTROL BUS :

The control bus carries control information from control unit to the other units. The control information is used for directing the activities to all units. The control unit controls the functioning of other units such as I/O devices, secondary storage etc. It controls and timing information correctly.



BLOCK DIAGRAM OF DATA BUS


Date  
14.3.2023

### INSTRUCTION SET

The instruction set also called "ISA" (instruction set architecture) is part of a computer that pertains to programming, which is basically machine language. The instruction set provides commands to tell the processor to tell it what it need to do. The instruction set consist of addressing mode, instruction, native data types, registers, memory architecture,

interrupt and exception handling and external input/output. Basic computer instruction format is of three types -

- (i) Memory
- (ii) Reference
- (iii) Instruction



$I=0$  = direct address

$I=1$  = Indirect address

### BLOCK DIAGRAM

e.g. an instruction is the  $0x86$ , instruction set, which is eg (8080 mic. and 8086 processor) common to find on computer. Different computer processors can use almost same instruction set while still having very different internal design. Both the intel pentium and Amd (Athlon processor) use nearly the same x-86 instruction set. An instruction set can be built into the hardware of the P.T.O.

processor or it can be used by the software using the interruptor the speed is depend on the designed of the processor.

### Example of instruction set

- ADD - Two numbers
- COMPARE - compare numbers
- IN - INPUT information by Key-board
- JUMP - Jump to designated RAM address
- OUT - Output information
- STORE - STORE information to RAM.

## MEMORY

## ORGANISATION

- (i) Associative Memory
- (ii) Cache memory
- (iii) Mapping

## (i) ASSOCIATIVE MEMORY :

A memory unit accessed by contents is called an associative memory. All contents addressable memory. This type of memory is accessed simultaneously and in parallel on the basis of data content rather than by specific address or location. It is a set of storage location but it works on content rather than its address in memory. Associative storage or content addressable memory in a computer system is a computer memory used in certain very high speed searching application. Instead of looking up a storage location by its address it looks up a storage location by its contents.

e.g. search engine (google), In RDBMS.

There are two types of operation of Associative memory:


- (i) Write operation
- (ii) Read operation

### (i) WRITE OPERATION:

When a word is written in an associative memory, no address is given. The memory is capable of finding an unused location to store the word.

### (ii) READ OPERATION:

When a word is to be read from an associative memory, the contents of the word or a part of the word is specified. The memory locates all the words which match the specified contents and marks them for reading.



## (i) ARGUMENT REGISTER :

It contains the word to be searched if has 'n' bits (one for each bit of the word).

## (ii) KEY REGISTER :

It provides marks for choosing a particular field or bit in the argument word. It also has 'n' bits.

## ASSOCIATIVE MEMORY ARRAY:

It contains the words which are to be compared with argument word.

## MATCH REGISTER:

It has 'n' bits, n bits corresponding to each word in the memory array after the matching causes the bits corresponding to matching words in match register are set to be 1.

## ADVANTAGE OF ASSOCIATIVE MEMORY

It is a fast allocation memory and data can be searched by a similiar words.

## DISADVANTAGE OF ASSOCIATIVE MEMORY


Only one disadvantage is that it is very costly and used in the big company.

## CACHE MEMORY :

Cache memory is a special & very high speed memory. It is used to speed up and synchronize with high speed CPU. Cache memory is an extremely fast memory type that's acts as a buffer between RAM and CPU. It holds frequently requested data and instruction so, that they can immediately available to the CPU, when needed. Cache memory is used to reduce the average time to access data from the main memory. The Cache is a smaller and faster memory that stores copies of the data from frequently used main memory location.

There are various different independent cache in CPU and which store instruction and data.

## BLOCK DATA DIAGRAM:



The data have to travel in different levels :

- (i) Level 1 or Register
- (ii) Level 2 or Cache memory
- (iii) Level 3 or Main memory
- (iv) Level 4 or Secondary memory

(i) Level 1 or Register :

It is a type of memory in which data is stored and accepted that are immediately stored in CPU.

e.g. accumulators, program register / counter, address register etc.

(ii) Level 2 or Cache memory:

It is the faster memory which has faster access time where data is temporarily stored for faster access.

Date 21.09.2023  
Page 98

(iii) Level 3 or Main memory:

It is a memory on which computer works currently. It is small in size and once power off, data no longer stays in this memory.

(iv) Level 4 or Secondary memory:

It is external memory which is not as fast as main memory but see data stays permanently in this memory.


## CACHE MEMORY :

There are three different types of mapping used for the purpose of cache memory, which is as follows:

- (i) Direct mapping
- (ii) Associative mapping
- (iii) Set - Associative mapping


### (i) DIRECT MAPPING :

The Simplest technique known as direct mapping, Map each block of main-memory into only one possible Cache-line or In Direct mapping assign each memory block to a specific line in the Cache. If a line is previously taken up by a memory block then a new block needs to be loaded the old block is trashed, an address space is split into two parts index field and a tag field. The Cache is used to store the tag field, whereas the rest is stored in the main memory. Direct mapping performance is directly proportional to the hit ratio.



As we find that Cache memory of Direct mapping divide the tag into two forms for the execution of the file.

### BLOCK DATA DIAGRAM:



## Cache Memory

## Main memory

	L <sub>0</sub>	B <sub>0</sub>	B <sub>4</sub>	B <sub>8</sub>	:			W <sub>0</sub>	W <sub>1</sub>	W <sub>2</sub>	W <sub>3</sub>	B <sub>0</sub>
L <sub>1</sub>	B <sub>1</sub>	B <sub>5</sub>	B <sub>9</sub>	:				W <sub>4</sub>	W <sub>5</sub>	W <sub>6</sub>	W <sub>7</sub>	B <sub>1</sub>
L <sub>2</sub>	B <sub>2</sub>	B <sub>6</sub>	B <sub>10</sub>	:				W <sub>8</sub>	W <sub>9</sub>	W <sub>10</sub>	W <sub>11</sub>	B <sub>2</sub>
L <sub>3</sub>	B <sub>3</sub>	B <sub>7</sub>	B <sub>11</sub>	B <sub>128</sub>				W <sub>12</sub>	W <sub>13</sub>	W <sub>14</sub>	W <sub>15</sub>	B <sub>3</sub>
								"	...	W <sub>127</sub>	W <sub>128</sub>	B <sub>31</sub>

16 bits or 16 words

$$\frac{16}{4} = 4 \text{ size of line}$$

For Mapping the location is divided into three section.

← 17 →

	3	2	2
Tag	Line no.	Block offset	

Eg.


	Tag	Line	Block
	001	01	00

## ASSOCIATED

## MAPPING :

In this type of mapping the associative memory is used to store contents and address of the memory words. Any block can go into any line of the cache memory. This means that the word (TD) bits are used to identify which word in the block is needed but the tag becomes all of the remaining bits. This enables the placement of any word at any place in the cache memory. It is considered to be fastest and the most flexible mapping form.

The block diagram are as follows:



B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	L <sub>0</sub>	W <sub>0</sub>	W <sub>1</sub>	W <sub>2</sub>	W <sub>3</sub>	B <sub>0</sub>
B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	L <sub>1</sub>	W <sub>4</sub>	W <sub>5</sub>	W <sub>6</sub>	W <sub>7</sub>	B <sub>1</sub>
B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	L <sub>2</sub>	W <sub>8</sub>	W <sub>9</sub>	W <sub>10</sub>	W <sub>11</sub>	B <sub>2</sub>
B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	L <sub>3</sub>	W <sub>12</sub>	W <sub>13</sub>	W <sub>14</sub>	W <sub>15</sub>	B <sub>3</sub>
B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	L <sub>4</sub>	W <sub>16</sub>	W <sub>17</sub>	W <sub>18</sub>	W <sub>19</sub>	B <sub>4</sub>
B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	L <sub>5</sub>	W <sub>20</sub>	W <sub>21</sub>	W <sub>22</sub>	W <sub>23</sub>	B <sub>5</sub>

### MULTI PROCESSOR

Physical Address is 32 bit

5	2
---	---

Block offset

## SFT ASSOCIATIVE

Set associative mapping combines direct mapping with fully associative mapping by arrangement lines of a cache into sets. The sets are perceived using a direct mapping scheme. However the lines within each sets are created as a small fully associative cache where any block that can be same in the set can be stored to any line inside the set.

### BLOCK DIAGRAM:

$L_0$	$B_0$	$B_2$	$\dots$	$B_{31}$
$L_1$	$B_0$	$B_2$	$\dots$	$B_{30}$
$L_2$	$B_1$	$B_3$	$\dots$	$B_{31}$
$L_3$	$B_1$	$B_3$	$\dots$	$B_{31}$

16 words

$w_0$	$w_1$	$w_2$	$w_3$	$B_0$
$w_4$	$w_5$	$w_6$	$w_7$	
$w_8$	$w_9$	$w_{10}$	$w_{11}$	
$w_{12}$	$w_{13}$	$w_{14}$	$w_{15}$	
$w_{124}$	$w_{125}$	$w_{126}$	$w_{127}$	$B_{31}$

128 words

## Language of a computer

↓  
Low - level - language      ↓      Middle - level - language      ↓      High - level - language  
(Machine language)      (Assembly language)      (Similar to human)

### Machine Language:

Low - level - language is the only language which can be understood by the computer. Low - level - language is also known as machine language consist only two symbols that is 0 and 1. All the instructions of machine language are written in the form of binary number ones and zeros. A computer can directly understand the machine language (8 byte = 1 byte)

### High - LEVEL - LANGUAGE!

High - level - language is a computer language which can be understood by the user. The high - level - language is very similar to human languages and has a set of grammar rules that are used to make instructions more easily. Every - high - level language has a set of predefined words known as keywords and a set of rules known as syntax to create

instruction. The high-level language is easier to understand. It needs to be converted into the low-level language to make it understandable by the computer. We use compiler and interpreter to convert high level language to low-level language.

## ASSEMBLY - LEVEL - LANGUAGE

Assembly language mid-level language is a computer language in which the instructions are created using symbol such as letters digits and special characters. Assembly language is an example of middle-level language.

In assembly language we use predefined word is called mnemonics. Binary code instruction in low-level language are replaced with memories mnemonics and operands in middle-level language but the computer cannot understand memories mnemonics, so we used a translator called assembler to translate mnemonics into machine language.


Assembler is a translator which takes assembly code as input and produces machine code as output.

Syntax / structure of Assembler language

[Label:] mnemonic [operand] [i]  
: add R1, R2 [Add the value].

Syntax : [label] : mnemonics [operand] [j]  
 ↴                      ↓                      ↓  
 Symbolic name      operation to be      data for  
 for memorylocating      perform  
 e.g. L1 Add      R1, R2 . z

## STRUCTURE OF ASSEMBLY LANGUAGE APPLICATION



Q. What is Assembly language application.

Assembly language helps programmers to write human readable code that is almost similar to machine language. Machine language is difficult to understand.

and read as it is just a series of numbers. Assembly language helps in providing full control of what task are computer is to perform.

## Q. Why should we learn assembly language.

The learning of assembly language is still useful for programmers. It helps in taking complete control over the system and its resources by learning assembly language the programmer can write the code to access and retrieve the memory address of pointers and values. It mainly helps in speed optimisation that increases efficiency and performance.

Assembly label language helps in understanding the processor and memory function. If the programmer is writing any program that means the programmers should have a complete understanding of the processor. It is cryptic and symbolised the language.

It also helps in connecting the hardware directory. This language is mainly based on computer architecture and it recognises certain type of processor and its different for different C.P.U.

Q. What is microprocessor?

A microprocessor is a computer processor that combines the functions of a control processing unit on a single integrated circuit. The microprocessor is thus a multi processor, multiprocessor, clock driven, resistor based, digital integrated circuit that takes binary data as input, process it as per the instruction.


Microprocessor is of three type.

Microprocessor  
↓  
**RISC**      **LISP**      **special processor**

## ARCHITECTURE OF RISC

(ii) It is stand for Reduced instruction set computer. It is designed to reduce the execution time by simplifying the instruction set. Each instruction requires only 1 clock cycle (fetch, decode and execute etc.). It uses highly optimised set of instruction. It is used in tablets, mobiles, smartphones, portable devices.

### Diagram




## CHARACTERISTIC OF RTSC

- (i) Relatively few instruction set.
- (ii) Relatively few addressing mode.
- (iii) Limited memory access to load and save in structure.
- (iv) All operation are done with in the registers of the C.P.U.
- (v) Fixed length and easily decode into instruction format.
- (vi) Single cycle instruction execution.
- (vii) Hardware required rather than microprogramme controlled.
- (viii) low cost.

## ARCHITECTURE OF CISC

CISC stands for complex instruction set computer. To minimize the number of instruction, programme and ignoring the number of cycle per instruction. CISC is used in Desktop, laptop and other mechanical devices. CISC has less and other mechanical devices. CISC has less memory (ram) is required to store instructions.

## DIAGRAM



## CHARACTERISTICS OF CISC

- (i) Many addressing mode is used.
- (ii) Large number of instruction set.
- (iii) Variable length of instruction format.
- (iv) Several cycles may be required to execute one instruction.
- (v) Instruction decoding logic is complex.
- (vi) cost is high.
- (vii) Memory is used for work.

## PIPELINING PROCESSING

A set of data processing elements which are connected in series hence the output of one elements is in the input of the next element of the instruction used in modern processors and increase the system performance and through (codes) parts execute the program.

There are 5 different phases to complete / execute a program : they are : (i)  
Instruction fetch (ii) Instruction decode (iii)  
Operand fetch (iv) Operand execute (v)  
Operand store .

[ IF ] [ ID ] [ OF ] [ OE ] [ OS ]

So, that every program have to finish these five phases for execution.


The process of pipelining is of two types :-

- (i) Non-Pipeline process
- (ii) Pipeline - Process

## NON-PIPELINE PROCESS:

In this process all the five phases are to be complete for the new execution of the programme. So, that a programme have to wait unless and until completed the process.

Block diagram are shown:




$\therefore$  total Phase ( $T_P$ ) = Phase duration ( $T_S$ ) instruction duration  $\}$

## PIPELINE PROCESS :

It is a process in which programs does not have to wait for the first job to complete it moves to the another block so, that next job will be entered as an input for the processing.


P.T.O.

## BLOCK DIAGRAM :



IP = phase duration = 7

This can be shown in the help of a ex.



T+ allows storing and executing instruction in a orderly process it is also known as pipeline processing. Pipelining is a technique where multiple instruction are overlapped during execution. Pipeline is divided in - two stages and

these stages are connected with one another to form a pipeline structure.

Q5

S <sub>1</sub>	I <sub>1</sub>	I <sub>2</sub>	J <sub>3</sub>	J <sub>4</sub>	J <sub>5</sub>					
S <sub>2</sub>		J <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	J <sub>5</sub>				
S <sub>3</sub>			J <sub>1</sub>	I <sub>2</sub>	J <sub>3</sub>	J <sub>4</sub>	J <sub>5</sub>			
S <sub>4</sub>				J <sub>1</sub>	J <sub>2</sub>	J <sub>3</sub>	J <sub>4</sub>	J <sub>5</sub>		
S <sub>5</sub>					J <sub>1</sub>	I <sub>2</sub>	J <sub>3</sub>	I <sub>4</sub>	J <sub>5</sub>	

Execute or store