	Н	G	F		E	D	С		В	A
	Top Level (Host PC)		Low Level (Host PC)			Level t FPGA)		Level st PC)		
2C	Write I2C Slave Address	Build Bitstream 48 devices x 8 bits	Transfer Instructions to FPGA	Transfer Write Data to FPGA	Execute Write Transaction		Transfer Status to Host			
	Slave Address Sub Address 1 Data Byte	Socket Mask Applied	Slave Address Sub Address Wait Ticks (Sets Rate) # of Bytes to Write (1) Socket Mask	Load 64-bit Write FIFO 48 bits used (Devices) 8 Elements (Data)	Sequentially send all 8 elements to all 48 devices simultaneously, 1 FIFO eloement (Data Bit) at a time.		Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit			
	Read I2C		Transfer Instructions		Execute Read	Transfer Read Data	Transfer Status to	Parse Bitstream		
	Slave Address Sub Address # Data Bytes		to FPGA Slave Address Sub Address Wait Ticks (Sets Rate) # of Bytes to Read (n)		Transaction Sequentially read all data from all 48 devices. Load 64-bit Read FIFO	Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit	Transfer Error Information to Host via Status Array	Re-Build Data Bytes from Bistream 48 devices x 1 element per data bit		
			Socket Mask		48 bits used (Devices) 1 data bit per element					
:PI	Write/Read SPI	Build Bitstream	Transfer Instructions to FPGA	Transfer Write Data to FPGA	Execute Write/Read Transaction	Transfer Read Data to Host	Transfer Status to Host	Parse Bitstream		
	Write Data Cycle Mode # Cycle CMDs CMD Lengths CMD Delays	Cycle Mode = False 16 DUTs x n bits Socket Mask Applied	Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask	Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data)	Sends Data from Write FIFO / Reads data from Read FIFO	Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit	Transfer Error Information to Host via Status Array	Re-Build Data Bytes from Bistream 16 DUTs x 1 element per data bit		
									-	
 !FFE	Write RFFE [1-8 Bytes]	Build Bitstream Cycle Mode = False 16 DUTs x n bits	Transfer Instructions to FPGA Wait Ticks (Sets Rate)	Transfer Write Data to FPGA Load 16-bit Write FIFO	Execute Write Sends Data from Write		Transfer Status to Host Transfer Error			
:		Cycle Mode = False	to FPGA	to FPGA			Host			
 ₹FFE		Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Write Data Stream Standard or Extended	to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask Transfer Instructions	to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data) Transfer Write Data	Sends Data from Write FIFO / Reads data from Read FIFO	Transfer Read Data	Transfer Error Information to Host via Status Array Transfer Status to	Parse Bitstream		
RFFE	[1-8 Bytes]	Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Write Data Stream Standard or Extended Format Build Bitstream Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Read Data Stream Standard or Extended	to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask	to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data)	Sends Data from Write FIFO / Reads data from Read FIFO	Transfer Read Data to Host Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit	Transfer Error Information to Host via Status Array	Parse Bitstream Re-Build Data Bytes from Bistream 16 DUTs x 1 element per data bit		
RFFE	[1-8 Bytes]	Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Write Data Stream Standard or Extended Format Build Bitstream Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Read Data Stream	to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask Transfer Instructions to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n)	to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data) Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs)	Sends Data from Write FIFO / Reads data from Read FIFO Execute Read Transaction Sends Data from Write FIFO / Reads data	Transfer Data from Read FIFO to Host 1 FIFO Element per	Transfer Error Information to Host via Status Array Transfer Status to Host Transfer Error Information to Host via	Re-Build Data Bytes from Bistream 16 DUTs x 1 element		
RFFE	[1-8 Bytes] Read RFFE [2-8 Bytes] Cycle RFFE	Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Write Data Stream Standard or Extended Format Build Bitstream Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Read Data Stream Standard or Extended Format Build Bitstream	to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask Transfer Instructions to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n)	to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data) Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs)	Sends Data from Write FIFO / Reads data from Read FIFO Execute Read Transaction Sends Data from Write FIFO / Reads data	Transfer Data from Read FIFO to Host 1 FIFO Element per	Transfer Error Information to Host via Status Array Transfer Status to Host Transfer Error Information to Host via	Re-Build Data Bytes from Bistream 16 DUTs x 1 element		
RFFE	[1-8 Bytes] Read RFFE [2-8 Bytes]	Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Write Data Stream Standard or Extended Format Build Bitstream Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Read Data Stream Standard or Extended Format Build Bitstream Cycle Mode = True 16 DUTs x n bits Socket Mask Applied	Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask Transfer Instructions to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask Transfer Instructions to FPGA Wait Ticks (Sets Rate) # Of Bytes to Write (n) Socket Mask	to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data) Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data) Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs)	Sends Data from Write FIFO / Reads data from Read FIFO Execute Read Transaction Sends Data from Write FIFO / Reads data from Read FIFO Execute Write Sends Data from Write FIFO / Reads data	to Host Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit Wait Cycle Delay After Full CMD Set Wait Delay between	Transfer Error Information to Host via Status Array Transfer Status to Host Transfer Error Information to Host via Status Array Transfer Info to Host	Re-Build Data Bytes from Bistream 16 DUTs x 1 element per data bit	ATEC Matrix Corporatio	
RFFE	[1-8 Bytes] Read RFFE [2-8 Bytes] Cycle RFFE	Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Write Data Stream Standard or Extended Format Build Bitstream Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Read Data Stream Standard or Extended Format Build Bitstream Cycle Mode = True 16 DUTs x n bits	Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask Transfer Instructions to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask Transfer Instructions to FPGA Wait Ticks (Sets Rate) # Of Bytes to Write (n)	to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data) Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data) Transfer Write Data to FPGA Load 16-bit Write FIFO	Sends Data from Write FIFO / Reads data from Read FIFO Execute Read Transaction Sends Data from Write FIFO / Reads data from Read FIFO Execute Write Sends Data from Write	to Host Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit Wait Cycle Delay After Full CMD Set	Transfer Error Information to Host via Status Array Transfer Status to Host Transfer Error Information to Host via Status Array Transfer Info to Host (On Request)	Re-Build Data Bytes from Bistream 16 DUTs x 1 element per data bit	50 LabVIEW Software Design	
RFFE	[1-8 Bytes] Read RFFE [2-8 Bytes] Cycle RFFE	Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Write Data Stream Standard or Extended Format Build Bitstream Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Read Data Stream Standard or Extended Format Build Bitstream Cycle Mode = True 16 DUTs x n bits Socket Mask Applied Cycle Mode = True 16 DUTs x n bits Socket Mask Applied CMD Set (up to 4) Delay Set (ms)	Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask Transfer Instructions to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask Transfer Instructions to FPGA Wait Ticks (Sets Rate) CMD Set Delay Set	to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data) Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data) Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs)	Sends Data from Write FIFO / Reads data from Read FIFO Execute Read Transaction Sends Data from Write FIFO / Reads data from Read FIFO Execute Write Sends Data from Write FIFO / Reads data	to Host Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit Wait Cycle Delay After Full CMD Set Wait Delay between	Transfer Error Information to Host via Status Array Transfer Status to Host Transfer Error Information to Host via Status Array Transfer Info to Host (On Request)	Re-Build Data Bytes from Bistream 16 DUTs x 1 element per data bit Document Title: 108	50 LabVIEW Software Design	Date: 07/5/201













