



H		G		F		E		D		C		B		A		
8	I2C	Top Level (Host PC)	Low Level (Host PC)		Low Level (Target FPGA)		Low Level (Host PC)				8					
		Write I2C Slave Address Sub Address 1 Data Byte	Build Bitstream 48 devices x 8 bits Socket Mask Applied	Transfer Instructions to FPGA Slave Address Sub Address Wait Ticks (Sets Rate) # of Bytes to Write (1) Socket Mask	Transfer Write Data to FPGA Load 64-bit Write FIFO 48 bits used (Devices) 8 Elements (Data)	Execute Write Transaction Sequentially send all 8 elements to all 48 devices simultaneously, 1 FIFO eloement (Data Bit) at a time.	Transfer Status to Host Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit									
7		Read I2C Slave Address Sub Address # Data Bytes		Transfer Instructions to FPGA Slave Address Sub Address Wait Ticks (Sets Rate) # of Bytes to Read (n) Socket Mask		Execute Read Transaction Sequentially read all data from all 48 devices. Load 64-bit Read FIFO 48 bits used (Devices) 1 data bit per element	Transfer Read Data to Host Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit	Transfer Status to Host Transfer Error Information to Host via Status Array	Parse Bitstream Re-Build Data Bytes from Bistream 48 devices x 1 element per data bit	7						
6											6					
5	SPI	Write/Read SPI Write Data Cycle Mode # Cycle CMDs CMD Lengths CMD Delays	Build Bitstream Cycle Mode = False 16 DUTs x n bits Socket Mask Applied	Transfer Instructions to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask	Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data)	Execute Write/Read Transaction Sends Data from Write FIFO / Reads data from Read FIFO	Transfer Read Data to Host Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit	Transfer Status to Host Transfer Error Information to Host via Status Array	Parse Bitstream Re-Build Data Bytes from Bistream 16 DUTs x 1 element per data bit	5						
4	RFFE	Write RFFE [1-8 Bytes]	Build Bitstream Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Write Data Stream Standard or Extended Format	Transfer Instructions to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask	Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data)	Execute Write Sends Data from Write FIFO / Reads data from Read FIFO		Transfer Status to Host Transfer Error Information to Host via Status Array		4						
3											3					
2		Read RFFE [2-8 Bytes]	Build Bitstream Cycle Mode = False 16 DUTs x n bits Socket Mask Applied Full Read Data Stream Standard or Extended Format	Transfer Instructions to FPGA Wait Ticks (Sets Rate) # of Bytes to Write (n) Socket Mask	Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data)	Execute Read Transaction Sends Data from Write FIFO / Reads data from Read FIFO	Transfer Read Data to Host Transfer Data from Read FIFO to Host 1 FIFO Element per Data Bit	Transfer Status to Host Transfer Error Information to Host via Status Array	Parse Bitstream Re-Build Data Bytes from Bistream 16 DUTs x 1 element per data bit	2						
		Cycle RFFE [1-8 Bytes]	Build Bitstream Cycle Mode = True 16 DUTs x n bits Socket Mask Applied CMD Set (up to 4) Delay Set (ms) Cycle Delay (ms)	Transfer Instructions to FPGA Wait Ticks (Sets Rate) CMD Set Delay Set Socket Mask	Transfer Write Data to FPGA Load 16-bit Write FIFO 16 bits used (DUTs) nx8 Elements (Data)	Execute Write Sends Data from Write FIFO / Reads data from Read FIFO	Wait Cycle Delay After Full CMD Set Wait Delay between Cycles	Transfer Info to Host (On Request) Cycle Count		1						
1																
H		G		F		E		D		C		B		A		
												ATEC Matrix Corporation				1
												Document Title: 1050 LabVIEW Software Design		Date: 07/5/2014		
												Document Number: WS-10024		Rev:		
												Page Title: Top Level Architecture		Page: 1 of 8		

	H	G	F	E	D	C	B	A								
8	<div>Initialization:</div> <div><div>Vis:</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL Initialize.vi</div></div> <div><div>Summary:</div><div>Upon startup of the Host Application, this VI must be run to initialize the Host and FPGA portions of the application. If Simulation Mode is true (in System Configuration.ini file), the FPGA code will run on the Host PC, and a debug window will launch when this VI is run. This debug window will show graphically the bit stream sent and received to and from the FPGA. If Simulation Mode is False, this VI will launch the FPGA portion on the FPGA Target Resource (in System Configuraiton.ini file).</div></div>							8								
7	<div><div>Details:</div><div>A. Read System Configuration.ini file<ul style="list-style-type: none">1. Default Setup<ul style="list-style-type: none">a. I2C FPGA Clock Rateb. SPI Clock Ratec. RFFE Clock Rated. FPGA Target Resourcee. Simulation Mode</div></div>							7								
6	<div><div><div>B. Initialize FPGA Core Manager<ul style="list-style-type: none">1. Load FPGA code onto Target FPGA Resource2. Initialize FPGA Top Level Controls Core (Use this to transfer data between Host and FPGA)</div><div>C. Load FPGA Wait Tick Values and Actual Clock Rates</div></div><div>Configuration:</div></div>							6								
5	<div><div><div>Vis:</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL I2C Configure.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL RFFE Configure.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL SPI Configure.vi</div></div><div><div>Summary:</div><div>Any time the Clock Rates, or Slave Addresses of devices are changed, the appropriate Configuration VI must be run. This will set the appropriate Address and Clock Rate in the Host Low Level Core. These values are used with every Read and Write operation.</div></div></div>							5								
4	<div><div>Details:</div><div>A. Compute Wait Ticks</div><div>B. Update Actual Clock Cycle</div><div>C. Update Slave Address (I2C, RFFE Only)</div><div>DUT Mask / Socket Mask:</div><div>The DUT Mask and Socket mask are two separate items as a legacy from the previous version of this application. In that version there was not a 1-1 mapping from the DUT Numbering to the Socket numbering. In this version, the DUT Number is the same as the Socket Number.</div></div>							4								
3	<div><div>Write / Read Routines (Non Cycle Mode):</div><div>To Write and Read data from the DUT (RFFE) or AD7747 devices (I2C), use the Vis descrbed on the following pages for “Host PC”, according to the interface (I2C, RFFE, SPI) of interest. While this version only supports I2C and RFFE, the SPI code from the previous version is still included available in both the FPGA and Host code. For each interface, there are 2 or 3 write or read options, depending on the scope of the write or read operation. You may access a single device, multiple devices with identical data to each device, or multiple devices with unique data between devices. The DUT mask is used at the low level to disable write/read operations to unused devices.</div><div>Cycle Mode:</div><div>The SPI and RFFE commands may be sent in a Cycle Mode, where a set of commands may be repeatedly cycled through completely managed by the FPGA, which allows the maximum transfer rates over an extended time to the device. Cycle mode is a Write-Only operation. The Cycle Mode will run until the Stop Cycle routine is executed. In this mode the only interaction between the Host PC and FPGA Target is the Cycle Count Query operation.</div></div>							3								
2	<div><div>FPGA Design</div><div>The FPGA uses a nested state machine architecture to manage all operations. The outer while loop (Outer state machine) used to manage instructions coming from the Host. When a transaction is requested, the instructions are passed via the FPGA front panel items from the Host PC to the FPGA. Only one transaction may be processed at a time. The Outer State Machine also loads the Write Data into the appropriate Write FIFO prior to executing a Write transaction, or gets Read Data from the appropriate Read FIFO after a read transaction.</div></div>							2								
1	<div><div>Once the instructions are received, the inner Single-Cycle Timed Loop (inner state machine) is used to manage the sending and receiving of data to and from the devices. This state machine executes one state each clock cycle. Inside this loop is where the data is read from the Write FIFO, sent to the device, and where data is read from the device, and loaded into the Read FIFO. Transactions are built with a series of Operations, some of which are used as components in other transactions. Operations are built with a series of Procedures, which are used as components in other Operations.</div><div><table><tr><th colspan="2">ATEC Matrix Corporation</th></tr><tr><td>Document Title: 1050 LabVIEW Software Design</td><td>Date: 07/5/2014</td></tr><tr><td>Document Number: WS-10024</td><td>Rev:</td></tr><tr><td>Page Title: Design Details</td><td>Page: 2 of 8</td></tr></table></div></div>							ATEC Matrix Corporation		Document Title: 1050 LabVIEW Software Design	Date: 07/5/2014	Document Number: WS-10024	Rev:	Page Title: Design Details	Page: 2 of 8	1
ATEC Matrix Corporation																
Document Title: 1050 LabVIEW Software Design	Date: 07/5/2014															
Document Number: WS-10024	Rev:															
Page Title: Design Details	Page: 2 of 8															
	H	G	F	E	D	C	B	A								

H	G	F	E	D	C	B	A
8	<div><div><div>Write I2C:</div><div><div>Vis:</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL I2C Write - Single Device.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL I2C Write - Multiple Device - Common Data.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL I2C Write - Multiple Device - Unique Data.vi</div></div></div></div>						8
7	<div><div><div>Summary:</div><div>Write operations will send data from the Host PC to the selected I2C device(s) at the specified sub address. There is no data returned.</div></div><div><div>Details:</div><div><div>I. Assemble Write Instructions</div><div><div>A. Build Write Data</div><div><div>1. Low Level VI takes three separate 2-D arrays, one for each bank of I2C Devices (16 Devices in each bank)</div></div></div><div><div>B. Build Socket Mask</div><div><div>1. DUT Mask is used to disable write operations to unused devices</div><div>2. DUT Numbering scheme is mapped onto Socket Numbering scheme</div></div></div><div>II. Build Write Instruction Message</div><div><div>A. Write Data, Socket Mask, and Subaddres are combined into a Write Instruction Message</div><div>B. Sent Write Instruction Message to Host Low Level Core Manager</div></div><div>III. Write Data to Device</div><div><div>A. Send Write Instructions to FPGA Core</div><div>B. Send Write Data to FPGA Core through I2C FIFO</div><div>C. Wait for FPGA to finish Write Operation (Monitor Flags from FPGA Front Panel)</div><div>D. Read Status message from FPGA</div></div></div></div></div>						7
6							6
5	<div><div><div>Read I2C:</div><div><div>Vis:</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL I2C Read - Single Device.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL I2C Read - Multiple Device.vi</div></div></div></div>						5
4	<div><div><div>Summary:</div><div>Read operations will send read requests from the Host PC to the selected I2C device(s) at the specified sub address, and the data read will be returned.</div></div><div><div>Details:</div><div><div>I. Assemble Read Instructions</div><div><div>A. Build Socket Mask</div><div><div>1. DUT Mask is used to disable write operations to unused devices</div><div>2. DUT Numbering scheme is mapped onto Socket Numbering scheme</div></div></div><div>II. Build Read Instruction Message</div><div><div>A. Socket Mask, and Subaddres, number of bytes to read are combined into a Read Instruction Message</div><div>B. Sent Read Instruction Message to Host Low Level Core Manager</div></div><div>III. Read Data from Device(s)</div><div><div>A. Send Read Instructions to FPGA Core</div><div>B. Send Read Instructions to FPGA Core through FPGA Front Panel</div><div>C. Wait for FPGA to finish Read Operation (Monitor Flags from FPGA Front Panel)</div><div>D. Read Data from FPGA</div><div>E. Read Status message from FPGA</div></div></div></div></div>						4
3							3
2							2
1	<div><div><div>ATEC Matrix Corporation</div><div><div>Document Title: 1050 LabVIEW Software Design</div><div>Date: 07/5/2014</div></div><div><div>Document Number: WS-10024</div><div>Rev:</div></div><div><div>Page Title: I2C - Host PC</div><div>Page: 3 of 8</div></div></div></div>						1
H	G	F	E	D	C	B	A

	H	G	F	E	D	C	B	A													
8	Transactions: I2C-Read Data - Inputs[Slave Address, Sub Address, Bytes to Read]; Outputs[Read Data Array, Status Array] I2C-Write Data - Inputs[Slave Address, Sub Address, Write Data Array]; Outputs[Status Array]				Operations: I2C-Send Slave Address I2C-Send Sub Address I2C-Send Data Bytes I2C-Read Data Bytes		Procedures: I2C-Send Start Sequence I2C-Send Byte I2C-Read Slave ACK I2C-Write Master ACK I2C-Receive Byte I2C-Send Stop Sequence														
7	Transaction: I2C-Read Data I. Operation: I2C-Send Slave Address (W) II. Operation: I2C-Send Sub Address III. Operation: I2C-Send Slave Address (R) IV. Operation: I2C-Read Data Bytes V. Transfer Read FIFO to Read Data Array VI. Transfer Error Info to Status Array				Transaction: I2C-Write Data I. Transfer Write Data Array to Write FIFO II. Operation: I2C-Send Slave Address (W) III. Operation: I2C-Send Sub Address IV. Operation: I2C-Send Data Bytes V. Transfer Error Info to Status Array																
6					Operation: I2C-Send Slave Address A: Procedure: I2C-Send Start Sequence B: Load Write Byte [1-7] with Slave Address C: Load Write Byte [0] with R/W Bit (0=Write, 1=Read) D: Procedure: I2C-Send Address Byte E: Procedure: I2C-Read Slave ACK		Operation: I2C-Send Sub Address A: Load Write Byte with Sub Address B: Procedure: I2C-Send Address Byte C: Procedure: I2C-Read Slave ACK														
5					Operation: I2C-Send Data Bytes A: Read I2C Write FIFO If Write FIFO Timed Out (No more Data) Go to D If Write FIFO Not Timed Out (Data Available) Load Write Bits (U32) Go to B B: Procedure: I2C-Send Data Byte C: Procedure: I2C-Read Slave ACK Go to A D: Procedure: I2C-Send Stop Sequence		Operation: I2C-Read Data Bytes A: Load Read Bytes Remaining with Bytes to Read B: Procedure: I2C-Receive Byte Decrement Read Bytes Remaining If Read Bytes Remaining = 0 Set Master ACK = High If Read Bytes Remaining > 0 Decrement Read Bytes Remaining Set Master ACK = Low C: Procedure: I2C-Write Master ACK If Master ACK = High Goto D If Master ACK = Low Go to B D: Procedure: I2C-Send Stop Sequence														
4							Procedure: I2C-Send Start Sequence 1. Set SCL = Low 2. Wait Half Cycle 3. Set SDA = High 4. Wait Half Cycle 5. Set SCL = High 6. Wait Half Cycle 7. Set SDA = Low 8. Wait Half Cycle 9. Set SCL = Low 10. Wait Half Cycle Procedure: I2C-Read Slave ACK 1. Set SCL = High (Start ACK Read) 2. Wait Half Cycle 3. Read SDA = Slave ACK 4. Wait Half Cycle 5. Set SCL = Low (End ACK Read) Procedure: I2C-Send Data Byte 1. Set Write Bits Remaining = 8 2. Load Write Bit (U32) from Write FIFO 3. Set SDA = Write Bit (U32) [i] (i: 7 >> 0) Decrement Write Bits Remaining 4. Wait Half Cycle 5. Set SCL = High (Start Bit Write) 6. Wait Half Cycle 7. Set Clock Low (End Bit Write) 8. Wait Half Cycle 9. If Write Bits Remaining = 0 Finished If Write Bits Remaining > 0 Go to 2 Procedure: I2C-Send Address Byte 1. Set Write Bits Remaining = 8 2. Set SDA = Write Byte [i] (i: 7 >> 0) Decrement Write Bits Remaining 3. Wait Half Cycle 4. Set SCL = High (Start Bit Write) 5. Wait Half Cycle 6. Set Clock Low (End Bit Write) 7. Wait Half Cycle 8. If Write Bits Remaining = 0 Finished If Write Bits Remaining > 0 Go to 2														
3							Procedure: I2C-Write Master ACK 1. Set SDA = Master ACK 2. Wait Half Cycle 3. Set SCL = High (Start ACK Write) 4. Wait Half Cycle 5. Set SCL = Low (End ACK Write) 6. Wait Half Cycle 7. Set SDA = Low Procedure: I2C-Receive Byte 1. Set Read Bits Remaining to 8 2. Set SCL = High (Start Bit Write) 3. Wait Half Cycle 4. Read SDA = Read Bit Load Read Bit into Read FIFO Decrement Read Bits Remaining 5. Wait Half Cycle 6. Set SCL = Low (End Bit Write) 7. Wait Half Cycle 8. If Read Bits Remaining = 0 Finished If Read Bits Remaining > 0 Go to 2														
2																					
1							<table><tr><td colspan="3">ATEC Matrix Corporation</td></tr><tr><td>Document Title:</td><td>1050 LabVIEW Software Design</td><td>Date: 07/5/2014</td></tr><tr><td>Document Number:</td><td>WS-10024</td><td>Rev:</td></tr><tr><td>Page Title:</td><td>I2C - Target FPGA</td><td>Page: 4 of 8</td></tr></table>			ATEC Matrix Corporation			Document Title:	1050 LabVIEW Software Design	Date: 07/5/2014	Document Number:	WS-10024	Rev:	Page Title:	I2C - Target FPGA	Page: 4 of 8
ATEC Matrix Corporation																					
Document Title:	1050 LabVIEW Software Design	Date: 07/5/2014																			
Document Number:	WS-10024	Rev:																			
Page Title:	I2C - Target FPGA	Page: 4 of 8																			
	H	G	F	E	D	C	B	A													

	H	G	F	E	D	C	B	A										
8	<div><div><div>Write RFFE:</div><div><div><div>Vis:</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL RFFE Write - Single DUT.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL RFFE Write - Multiple Device - Common Data.vi</div></div><div><div>Summary:</div><div>Write operations will send data from the Host PC to the selected RFFE device(s) at the specified sub address. The RFFE commands are specified as a write string that includes both the data and the address information. This is done to allow commonality between Cycle and Non-Cycle modes. There is no data returned.</div></div><div><div>Details:</div><div>I. Assemble Write Instructions<div>A. Build Write Data<div>1. Low Level VI takes one 2-D array, with a column of data for each DUT (16-DUTs)</div>B. Build Socket Mask<div>1. DUT Mask is used to disable write operations to unused devices</div><div>2. DUT Numbering scheme is mapped onto Socket Numbering scheme</div></div>II. Build Write Instruction Message<div>A. Write Data, Socket Mask, are combined into a Write Instruction Message</div><div>B. Sent Write Instruction Message to Host Low Level Core Manager</div></div>III. Write Data to Device<div>A. Send Write Instructions to FPGA Core</div><div>B. Send Write Data to FPGA Core through FPGA Front Panel</div><div>C. Wait for FPGA to finish Write Operation (Monitor Flags from FPGA Front Panel)</div><div>D. Read Status message from FPGA</div></div></div></div></div>								8									
7									7									
6									6									
5									5									
4									4									
3									3									
2									2									
1									<div><div><div>RFFE Cycle Mode:</div><div><div><div>Vis:</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL RFFE Write Cycle - Single DUT.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL RFFE Write Cycle - Multiple DUTs - Common Data.vi</div></div><div><div>Summary:</div><div>When the Cycle Mode is used the FPGA will manage repetitive write operations to the RFFE devices until instructed to stop</div></div><div><div>Details:</div><div>I. Assemble Cycle Instructions<div>A. Build Socket Mask</div><div>B. Load Commands</div><div>C. Load Command Delays</div></div>II. Build Read Instruction Message<div>A. Socket Mask, Commands and Command Delays are combined into a Cycle Instruction Message</div><div>B. Sent Cycle Instruction Message to Host Low Level Core Manager</div></div>III. Start Cycling<div>A. Send Cycle Instructions to FPGA</div><div>B. Wait for Stop Cycle Command from Host</div></div></div></div>								<table><tr><th colspan="2">ATEC Matrix Corporation</th></tr><tr><td>Document Title: 1050 LabVIEW Software Design</td><td>Date: 07/5/2014</td></tr><tr><td>Document Number: WS-10024</td><td>Rev:</td></tr><tr><td>Page Title: RFFE - Host PC</td><td>Page: 5 of 8</td></tr></table>	ATEC Matrix Corporation
ATEC Matrix Corporation																		
Document Title: 1050 LabVIEW Software Design	Date: 07/5/2014																	
Document Number: WS-10024	Rev:																	
Page Title: RFFE - Host PC	Page: 5 of 8																	
	H	G	F	E	D	C	B	A										

1

	H	G	F	E	D	C	B	A	
8	<div><div>Write / Read SPI:</div><div><div>Vis:</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL SPI Write_Read - Single DUT.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL SPI Write_Read - Multiple DUTs - Common Data.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL SPI Write_Read - Multiple DUTs - Unique Data.vi</div></div></div>								8
7	<div><div>Summary:</div><div>Write operations will send data from the Host PC to the selected SPI device(s). The SPI commands are specified as a write string that includes both the data and the address information. This is done to allow commonality between Cycle and Non-Cycle modes. Using the SPI bus means that during each clock cycle a bit is both written out to (falling edge), and read back from (rising edge) the device.</div></div>								7
6	<div><div>Details:</div><div>I. Assemble Write Instructions<div>A. Build Write Data<div>1. Low Level VI takes one 2-D array, with a column of data for each DUT (16-DUTs)</div></div>B. Build Socket Mask<div>1. DUT Mask is used to disable write operations to unused devices</div><div>2. DUT Numbering scheme is mapped onto Socket Numbering scheme</div></div>II. Build Write Instruction Message<div>A. Write Data, Socket Mask, are combined into a Write Instruction Message</div>B. Sent Write Instruction Message to Host Low Level Core Manager</div> III. Write Data to Device <div>A. Send Write Instructions to FPGA Core</div> B. Send Write Data to FPGA Core through FPGA Front PanelC. Wait for FPGA to finish Write Operation (Monitor Flags from FPGA Front Panel)D. Get Read Data from FPGA through FPGA Front PanelD. Read Status message from FPGA								6
5	<div><div>SPI Cycle Mode:</div><div><div>Vis:</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL SPI Write Cycle - Single DUT.vi</div><div>WSVCAP Shell\WSVCAP Shell Host Top Level\WSVCAP SHL Host TL SPI Write Cycle - Multiple DUTs - Common Data.vi</div></div></div>								5
4	<div><div>Summary:</div><div>When the Cycle Mode is used the FPGA will manage repetitive write operations to the SPI devices until instructed to stop</div></div>								4
3	<div><div>Details:</div><div>I. Assemble Cycle Instructions<div>A. Build Socket Mask</div><div>B. Load Commands</div><div>C. Load Command Delays</div></div>II. Build Read Instruction Message<div>A. Socket Mask, Commands and Command Delays are combined into a Cycle Instruction Message</div>B. Sent Cycle Instruction Message to Host Low Level Core Manager</div> III. Start Cycling <div>A. Send Cycle Instructions to FPGA</div> B. Wait for Stop Cycle Command from Host								3
2									2
1	<div><div><div><div>ATEC Matrix Corporation</div><div><div>Document Title:1050 LabVIEW Software Design</div><div>Date: 07/5/2014</div></div><div><div>Document Number: WS-10024</div><div>Rev:</div></div><div><div>Page Title: SPI - Host PC</div><div>Page: 7 of 8</div></div></div></div></div>								1
	H	G	F	E	D	C	B	A	

	H	G	F	E	D	C	B	A							
8	<div>SPI</div> <div>Transaction: SPI-Write/Read Data</div> <div>Pre-Transfer: Transfer Write Data Array to Write Memory Set Write Bit Index = 0 Set Write CMD = 1 Set CMD Delay = CMD 1 Delay Set Write CMD Length = CMD 1 Length</div> <div>Transfer: : Operation: SPI-Write/Read Data</div> <div>Post-Transfer: Transfer Read FIFO to Read Data Array</div> <div>Post-Transfer: Transfer Error Info to Status Array</div> <div><div>SPI Polarity and Phase Options</div><div><div><div>CPHA = 0</div><div>CPOL = 0</div><div>Sample</div></div><div><div>CPHA = 1</div><div>CPOL = 1</div><div>Sample</div></div></div><div>This Application is set for CPOL = 0 / CPHA = 0 Only</div></div> <div>Operation: SPI-Write/Read Data</div> <div>A: Procedure: SPI-Clear Lines Set "Enable SPI" = TRUE</div> <div>B: Procedure: SPI-Send/Receive Byte Set Wait Ticks Remaining = CMD Delay (Ticks) If CMD Delay = 0 Load Next Command Increment Cycle Count Set CMD 1-4 = Command n Set CMD Length (Bits) = Command n Length Set CMD Delay (Ticks) = Command n Delay Set Write Bit Index [0-39] = 0 Preload Bit 0 (for internally pipelined memory read inside XFR VI) If Stop Cycle = True Goto D: If Stop Cycle = False Goto B: If CMD Delay > 0 Goto C:</div> <div>C: Procedure: SPI-Wait CMD Delay</div> <div>D: Procedure: SPI-Clear Lines</div> <div>Procedure: SPI-Clear Lines</div> <div>1a. If Enable SPI = False Set SPI_SDEN = Low If Enable SPI = True Set SPI_SDEN = High</div> <div>1b. Set SPI_SCLK = Low</div> <div>Procedure: SPI-Send/Read Data Byte</div> <div>1a. Set SPI_SCLK = Low (Bit Write)</div> <div>1b. Set SPI_SDAA = Write Memory:CMD N:Bit n [N:1-4] [n:0-39]</div> <div>1c. If Wait Ticks > 0 Goto 2 If Wait Ticks = 0 Goto 3a Set Wait Ticks Remaining = Wait Ticks</div> <div>2. Wait Half Cycle</div> <div>3a. Set SPI_SCLK = High (Bit Read)</div> <div>3b. If SPI Cycle Mode = False Read SPI_DATO = Bit n of Read FIFO</div> <div>3c. Increment Write Bit Index If Wait Ticks > 0 Goto 4 If Wait Ticks = 0 Goto 1a</div> <div>4a. Wait Half Cycle</div> <div>4b. If Write Bit Index = Write CMD Length Set Finished If Write Bit Index < Write CMD Length Go to 1a</div> <div>Procedure: SPI-Wait CMD Delay</div> <div>1a. At first tick (single cycle) Run Procedure:SPI-Clear Lines</div> <div>1b. Wait CMD Delay (ticks)</div>								8						
7									7						
6									6						
5									5						
4									4						
3									3						
2									2						
1	<div>ATEC Matrix Corporation</div> <table><tr><td>Document Title: 1050 LabVIEW Software Design</td><td>Date: 07/5/2014</td></tr><tr><td>Document Number: WS-10024</td><td>Rev:</td></tr><tr><td>Page Title: SPI - Target FPGA</td><td>Page: 8 of 8</td></tr></table>								Document Title: 1050 LabVIEW Software Design	Date: 07/5/2014	Document Number: WS-10024	Rev:	Page Title: SPI - Target FPGA	Page: 8 of 8	1
Document Title: 1050 LabVIEW Software Design	Date: 07/5/2014														
Document Number: WS-10024	Rev:														
Page Title: SPI - Target FPGA	Page: 8 of 8														
	H	G	F	E	D	C	B	A							