

**PE-xxxx
Revision B**

WS1050 MEMS CYCLING AND HOLD DOWN

TEST PROCEDURE

Table of Contents

1.	PURPOSE AND SCOPE.....	3
1.1	PURPOSE	3
1.2	SCOPE	3
2.	RESPONSIBILITIES	3
3.	REFERENCE DOCUMENTS	3
4.	FORMS	3
5.	DEFINITIONS (NOT APPLICABLE)	3
6.	EQUIPMENT AND MATERIALS.....	4
7.	REQUIREMENTS AND PROCEDURES.....	4
7.1	BASIC HARDWARE, SOFTWARE, AND ENVIRONMENTAL REQUIREMENTS	4
7.1.1	Cycling and Hold down Hardware	4
7.1.2	Cycling and Hold down Software	6
7.1.3	Cycling and Hold down environmental controls	6
7.1.3.1	Provide controls temperature and humidity	6
7.1.3.2	Meet calibration requirements defined in PE-0002	7
7.2	MEMS SWITCH CYCLING STRESS	8
7.3	MEMS CONTINUOUS HOLD DOWN STRESS	8
7.4	REJECT CRITERIA	8
7.5	GENERAL SET-UP AND HANDLING GUIDELINES	8
7.6	TEST SET-UP PROCEDURE	9
7.7	TEST OPERATING PROCEDURE	11
8.	REVISION HISTORY	17

1. Purpose and Scope

1.1 Purpose

This document defines the procedures and requirements for cycling and holding down stresses for MEMS tunable capacitors.

1.2 Scope

This procedure applies to the qualification and ongoing production monitoring of WS1050.

2. Responsibilities

The Product Engineering function is responsible for assuring compliance to the requirements of this document.

3. REFERENCE DOCUMENTS

Document No.	Document Name
PE-0002	Equipment Calibration Procedure

[Table 1 Reference Document List](#)

4. FORMS

Form No.	Form Name

[Table 2 Form List](#)

5. DEFINITIONS (Not Applicable)

6. EQUIPMENT AND MATERIALS

Equipment consists of:

Item	Model	Manufacturer	Comments
Computer (equipment controller)	PC with Window XP, 7	Any	
Software (equipment controller)	LabView 2012 or Higher		
GPIO-USB-HS	778927-01	National Instruments	
Triple Output Power Supply	E3631A	Agilent/Keysight	w/ GPIO interface
Source Meter	2400	Keithley	w/ GPIO interface
DMM	2000	Keithley	w/GPIO interface
FPGA	PIX-7813R	National Instruments	
PXI Card Chassis	PIX-1033	National Instruments	
DUT boards	Various ¹	---	WiSpry Design
SHC68-68-RDIO Shielded Cable	191667-01	National Instruments	NI Cables

[Table 3 MEMS Reliability Stress Stand Equipment List](#)

Notes:


¹ WS1050 board is 36 positions (model WS-EVB-165)

7. REQUIREMENTS AND PROCEDURES


7.1 Basic Hardware, Software, and Environmental Requirements

7.1.1 Cycling and hold down hardware (boards, cables, connectors, bench equipment) must be able to:


- 7.1.1.1 Meet the electrical conditions specified in sections 7.2 and 7.3.
- 7.1.1.2 Meet WiSpry calibration requirements specified in PE-0002.
- 7.1.1.3 Be sufficiently robust to ensure minimum leakage currents.




[Picture 1 16 DUT Board](#)



Picture 2 36 DUT Board



Picture 3 Test Equipment



Picture 4 Chassis and NI Cables

7.1.2 Cycling and hold down software should:

7.1.2.1 Allow for insitu monitoring for stiction events.

7.1.2.2 Meet the electrical conditions specified in sections 7.2 and 7.3.

7.1.3 Cycling and hold down environmental controls shall:

7.1.3.1 Provide control of temperature and humidity.

7.1.3.1.1 The ESPEC where we can control the temperature and humidity




Picture 5 the ESPEC Oven Controls Temperature and Humidity

- 7.1.3.1.2 Yamato ovens where we control temperature, not humidity. But lab humidity is monitored by using OMEGA model CTH89



Picture 6 the Yamato Oven Controls Temperature



Picture 7 the OMEGA Monitors the Lab Humidity

- 7.1.3.2 Meet calibration requirements defined in PE-0002.

7.2 MEMS Switch Cycling Stress

The cycling conditions for product qualification and ongoing monitoring are:

Stress Condition	Requirement
MEMS Operating Voltage (V_{OP})	44 V
V_{DD}	3.7 V @ 12 KHz
Temperature	65 °C
Frequency	12 KHz
Duty Cycle	25%
Dual Voltage Actuation (DVA)	OFF
Beam Actuation	All beams cycles simultaneously
Beam Read Points	0, 2K, 10K, 100K, 1M, 5M, 10M, 20M, 30M ... TTF
Test Sequence	In series: Bank 1, Bank 2, then Bank 3

[Table 4 MEMS Switch Cycling Stress Conditions for Product Qualification](#)

7.3 MEMS Continuous Hold Down Stress

The continuous hold down conditions for product qualification and ongoing monitoring are:

Stress Condition	Requirement
MEMS Operating Voltage (V_{OP})	44 V
V_{DD}	3.3 V
Temperature	65 °C
Frequency	----
Duty Cycle	100%
Dual Voltage Actuation (DVA)	OFF
Beam Actuation	All beams cycles simultaneously and held for the stress duration
Beam Read Points	0, 5m, 10m, 15m, 30m, 45m, 60m, 90m ... 5h, 6h, 7h ... TTF
Test Sequence	In series: Bank 1, Bank 2, then Bank 3

[Table 5 MEMS Continuous Hold down Stress Conditions for Product Qualification](#)

7.4 Reject Criteria

For both cycling and hold down, the following conditions define a reject reading:

C_{OFF} +/- 10% of the series Cmin of 460fF
 C_{ON} +/- 10% of the series Cmax of 6.57pF

7.5 General Set-up and Handling Guidelines

- 7.5.1 Handling recommendations for ESD
- 7.5.2 Stabilize oven temperature prior to loading parts, 15 minutes minimum
- 7.5.3 Preconditioning of new stress boards (to remove excess absorbed moisture), 24 hour bake at 85C
- 7.5.4 Socket inspection after each run and cleaning/repair as required

7.6 Test Set-up Procedure

7.6.1 Figure 1 shows the test set-up block diagram for WS1050 Reliability Test, Multi DUT.

7.6.1.1 Using banana plug cables to connect all test equipments as in Figure 1.

7.6.1.2 For power supply E3631A, use channel 1 for VDD, channel 2 for +3.3V.





Figure 1 MEMS Cycling and Hold down Reliability Stress Test Set-Up Block Diagram



Picture 8 MEMS Cycling and Hold down Reliability Stress Test Set-Up

7.6.2 Figure 2 shows the front panel of the test program (for the WS1050 version 1.5)

7.6.3 Contact WiSpry Engineering for the latest version of the test program.

7.6.4 Test programs are located in directory: S:\Software_Control\Released\36 DUT Board

WS1050 36 DUT Reliability HD_Cycling Ver1.5

Current Date: 10/29/2015, Current Time: 1330, Start Date: 10/21/2014, Start Time: 1542

Company: WiSpry Inc, 20 Fairbanks Ste 198 Irvine CA 92618
 Author: Andy V Tran
 Created: 09/10/2015
 LabVIEW 2012 Pro
 Test Program: WS1050 36 DUT Reliability HD_Cycling ver1.5
 FPGA: WS_VCAP Driver 029

DUT	C1 Status	C1 Cap (pF)	C2 Status	C2 Cap (pF)	C3 Status	C3 Cap (pF)	DUT	SN
DUT 01	0x07	0.000144	0x07	-0.000023	0x02	0.000066	DUT1	1
DUT 02	0x07	0.000467	0x07	-0.000054	0x02	0.000003	DUT2	2
DUT 03	0x07	0.000700	0x07	0.000367	0x02	-0.000082	DUT3	3
DUT 04	0x07	-0.000476	0x07	0.000344	0x02	-0.000280	DUT4	4
DUT 05	0x07	0.001093	0x07	0.000382	0x02	0.000027	DUT5	5
DUT 06	0x07	0.000027	0x07	0.000124	0x02	0.000379	DUT6	6
DUT 07	0x07	-0.000113	0x07	0.000215	0x02	0.000133	DUT7	7
DUT 08	0x07	0.000479	0x07	-0.000125	0x02	0.000049	DUT8	8
DUT 09	0x07	0.000031	0x07	-0.000266	0x02	0.000041	DUT9	9
DUT 10	0x07	-0.000456	0x07	-0.000080	0x02	0.000490	DUT10	10
DUT 11	0x07	0.000064	0x07	-0.000099	0x02	-0.000322	DUT11	11
DUT 12	0x07	-0.000462	0x07	0.000281	0x02	0.000110	DUT12	12
DUT 13	0x07	0.000020	0x07	-0.000006	0x02	0.000130	DUT13	13
DUT 14	0x07	-0.000109	0x07	0.000013	0x02	-0.000126	DUT14	14
DUT 15	0x07	-0.000650	0x07	0.000306	0x02	-0.000181	DUT15	15
DUT 16	0x07	-0.000362	0x07	-0.001054	0x02	-0.000043	DUT16	16
DUT 17	0x07	-0.000361	0x07	-0.000172	0x02	-0.000028	DUT17	17
DUT 18	0x07	-0.000104	0x07	0.000267	0x02	0.000234	DUT18	18
DUT 19	0x07	0.000253	0x07	-0.000141	0x02	0.000098	DUT19	19
DUT 20	0x07	-0.000521	0x07	-0.000133	0x02	-0.000054	DUT20	20
DUT 21	0x07	0.000243	0x07	0.000114	0x02	0.000175	DUT21	21
DUT 22	0x07	-0.001441	0x07	0.000054	0x02	0.000048	DUT22	22
DUT 23	0x07	-0.000047	0x07	-0.000519	0x02	-0.000055	DUT23	23
DUT 24	0x07	0.000005	0x07	-0.000121	0x02	1.449174	DUT24	24
DUT 25	0x07	-0.000688	0x07	-0.000062	0x02	-0.000127	DUT25	25
DUT 26	0x07	-0.000085	0x07	0.000253	0x02	-0.000044	DUT26	26
DUT 27	0x07	-0.000895	0x07	-0.000429	0x02	0.000312	DUT27	27
DUT 28	0x07	0.000597	0x07	0.000571	0x02	-0.000116	DUT28	28
DUT 29	0x07	-0.000440	0x07	-0.000491	0x02	-0.000244	DUT29	29
DUT 30	0x07	-0.000456	0x07	-0.000103	0x02	0.000026	DUT30	30
DUT 31	0x07	-0.000595	0x07	-0.000086	0x02	-0.000042	DUT31	31
DUT 32	0x07	-0.000429	0x07	-0.000024	0x02	0.000120	DUT32	32
DUT 33	0x07	-0.000244	0x07	0.000180	0x02	0.000039	DUT33	33
DUT 34	0x07	-0.000948	0x07	-0.000560	0x02	-0.000153	DUT34	34
DUT 35	0x07	0.000143	0x07	-0.000127	0x02	0.000231	DUT35	35
DUT 36	0x07	0.000528	0x07	0.000213	0x02	-0.000184	DUT36	36


Control Panel settings:
 % Duty Cycle: 25, Post Cmd Delay: 17u s, Command: 070201383B3B
 Cycle Speed: 5.0M Hz, Meas Speed: 1.0M Hz, Freq(Hz): 12K, Set VDD: 3.700, CP to HD/Cycle: CP HDC 40.25V
 CP Setting: CP OFF, Verify CP: SEND, CP to Meas: CP HDC 40.25V, CP VPI: CP VPI, CP with DVA ON: CP HDC 35V
 Verify Socket: NO, HD/CYC: NO, E-CAL: NO, DVA: NO, VPI: YES, VSA: YES, HS: YES

Figure 2 Front Panel of the WS1050 36 DUT Stress Test Program

7.7 Test Operating Procedure

7.7.1 Set temperature to meet requirement (25C, 45C, 65C)

7.7.2 Set-up test program

- From labVIEW test program (Figure 2) click  this button at the top left corner to run the test program, it will pop-up a dialog box (Figure 3) below to ask the look up table for read point




Figure 3 Share Drive Folder for Multi-DUT Cycling or HD Read Point Definition

- Select the correct Read Point file depending on the stress being run;
 - Select **MULT_DUT Cycling** for cycling test
 - Select **MULT_DUT HD** for hold down test

- For calibration (Figure 4): All sockets should be empty and the capacitance values of 36 DUT should be around zeros “~0” for all three banks. If not, click on “36 DUT CALIBRATION” button to zero out the sockets




Figure 4 Empty Socket Calibration Summary Window

Initialize AD7747

Note: If sockets are not zeros “~0”, click on “Initialize AD7747” button to initialize the ADI chip, make sure the capacitance values will be less than 1pF (<1pF) for all three banks of 36 DUT, click on “36 DUT CALIBRATION” button to zero out the sockets.

- Set-up test condition (Fig. 5): The front panel below was set by default with cycling, DVA OFF, E-CAL OFF, VPI ON, VSA ON, HS (hand shake check) = ON, VDD = 3.7V, cycle speed = 12 KHz, CP stress = 40.25V, CP VPI = 35V.

Figure 5 Test Condition Set-Up Front Panel for default cycling conditions (DVA = OFF, ECAL = OFF, VPI = ON, HS (Handshake) = ON, Duty Cycle = 25%, VDD = 3.7V, Frequency = 12 KHz, Charge Pump = 40.25V, Charge Pump VPI = 35V

- Verify Socket: This run is required for the first set up with the new board to verify the board is stable before stressing devices, and the reading point will depend on “Repeat Meas(s)” set up.
 - HD/CYC: Check/Uncheck this box to run Hold down Stress/Cycling Stress
 - E-CAL: Check/Uncheck this box to run a stress with E-CAL ON/OFF
 - DVA: Check/Uncheck this box to run a stress with Dual Voltage Actuation ON/OFF
 - VPI: Check/Uncheck this box to run a Voltage Pull-In. This run is to monitor all the beam closed completely (by bank) based on the capacitance values for each read point
 - VSA: Check/Uncheck this box to run a stress with a Voltage Self Actuation Test (by bank)
 - HS: Check/Uncheck this box to run the handshake check to verify the contact.
- Set-up with standard stress (cycle): All Drivers ON, All Drivers OFF, 25% Duty. All numbers should be set as same as the boxes are shown below:

Figure 6 All Drivers ON and All Drivers OFF Set Up Box for 25% Duty Cycle. The numbers in the command box should be represented as shown

- | % Duty Cycle | Post Cmd Delay | Command |
|--------------|----------------|--------------|
| 33 | 18u s | 0702013B0000 |
| No of Cmd | 18u s | 070201003B00 |
| 3 | 18u s | 07020100003B |

Cmd To HD 0702013B3B3B

Lot#	Wafer#	Board#	TMN DC\CAP Data Log File Path
WS1050	T7-EB	BRD5	C:\WS1050_36 DUT Data

File Name
CYC_WS1050_T7_EB_65C_40V_25DC_EMPTY_BRD5_141017_1

Comment
CYC65C40V

```

05/19/2014 -- 12:24:35.853::WSVCAP::APP::Application Started
05/19/2014 -- 12:24:37.606::WSVCAP::WSVCAP SHL::WR I2C-REG:0x0A;MASK:
0xFFFFFFFFFF;C1 DATA:22:22:22:22:22:22:22:22:22:22:22:22:22:22:22:22:C2 DATA:22:22:22:22:
22:22:22:22:22:22:22:22:22:22:22:22:C3 DATA:22:22:22:22:22:22:22:22:22:22:22:22:22:22:22:
05/19/2014 -- 12:24:37.773::WSVCAP::WSVCAP SHL::WR I2C-ST:0,0,4,1
    
```

[illegible]

- The test can be set to start immediately by clicking on the START TEST button; alternatively the start date and time can be programmed as shown in Figure 10.

Figure 10 Cycling or Hold down Stress Initiation for immediate or delayed start

Note: The time shall be set at least 30 minutes to wait after loading parts to the board in the oven/chamber. This time is required for the stabilization of the board dwell time at the temperature before to run stress.

- The front panel (Figure 11) displays the capacitance values for every read point.




Figure 11 This Front Panel will display the capacitance values at every read point

- The front panel (Figure 12) displays VSA, HS check, EFUSE, % Delta CAP for every read point




Figure 12 the Front Panel shown will display the VSA, HS check, EFUSE, %Delta CAP for every read point

- Figure 13 shows the output results, so that changes in CMIN can be monitored during stress.




Figure 13 This shows the Output results for monitoring the instantaneous changes in CMin

- Stop stress or abort the test: The test can be aborted immediately by click on the ABORT TEST button (Figure 14) or enter the number that will be set to complete the test (5 billion cycles was set by default).

Figure 14 This Front Panel can be used to ABORT the stress or to set the minimum number of cycles to achieve. The button ABORT TEST will abort the stress

- This is a special test for Hold down during cycle test.
 - The standard Hold down depends on the number set up from the box “HD_DC (min)”, (259200 min = 6 months is set by default).
 - When the number from “Set HD/Cycle to Completed” = “HD_DC (min)” then the next run will be two minutes ON (turn All Drivers ON), two minutes OFF (turn All Drivers OFF)

Figure 15 This Front Panel can be used for Hold down during cycle test.

8. REVISION HISTORY

Rev	Description	Editor	Date
A	Initial Release	M. Johnson	12-Aug 2015
-	Review and Write the suggestion to modify and update	Shawn/Mark	27-Oct 2015
B	Modified and Updated	Andy V Tran	30-Oct 2015