

## 520.225 16 RISC Bit Microprocessor Specifications

**Registers:** 15 general purpose 16 bit programmer accessible registers **r1** through **r15**, plus constant register **r0** (fixed at zero). The program counter **pc** is an additional register which is not directly accessible, except via branch and jump instructions.

**Instruction formats:** Four instruction formats:

- A three register format with a 4 bit opcode **op**, a destination register **rd**, and two source registers **rs1** and **rs2**.
- A one register immediate format with a 4 bit opcode **op**, a destination register **rd** and an 8 bit immediate which may be signed or unsigned depending on the instruction.
- A zero register (implied) immediate format with a 4 bit opcode **op** and a 12 bit signed immediate.
- A two register format with a 4 bit opcode **op**, a destination register **rd**, a source register **rs** and a 4 bit opcode extension **ex** (substituting for **rs2**).

The layout of the instruction formats are as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
op				rd				rs1				rs2			
op				rd				immediate <sub>8</sub>							
op				immediate <sub>12</sub>											
op				rd				rs				ex			

The instruction encodings are shown on the next page.

The three, one and zero register instruction encoding are as follows:

op	Mnemonic	Description
0000	LI	$\mathbf{rd} \leftarrow \text{sext}(\text{immediate}_8)$
0001	NOR	$\mathbf{rd} \leftarrow \neg \mathbf{rs1} \wedge \neg \mathbf{rs2}$
0010	CLRB	$\mathbf{rd} \leftarrow \mathbf{rs1} \wedge \neg \mathbf{rs2}$
0011	LSL	$\mathbf{rd} \leftarrow \mathbf{rs1} \ll \mathbf{rs2}$
0100	LSR	$\mathbf{rd} \leftarrow \mathbf{rs1} \gg \mathbf{rs2}$
0101	ASR	$\mathbf{rd} \leftarrow \text{sext}(\mathbf{rs1} \gg \mathbf{rs2})$
0110	XOR	$\mathbf{rd} \leftarrow \mathbf{rs1} \oplus \mathbf{rs2}$
0111	NAND	$\mathbf{rd} \leftarrow \neg \mathbf{rs1} \vee \neg \mathbf{rs2}$
1000	AND	$\mathbf{rd} \leftarrow \mathbf{rs1} \wedge \mathbf{rs2}$
1001	XNOR	$\mathbf{rd} \leftarrow \mathbf{rs1} \odot \mathbf{rs2}$
1010	LUI	$\mathbf{rd}(15:8) \leftarrow \text{immediate}_8 \ll 8$
1011	BRA	$\mathbf{pc} \leftarrow \mathbf{pc} + \text{sext}(\text{immediate}_{12})$
1100	ADD	$\mathbf{rd} \leftarrow \mathbf{rs1} + \mathbf{rs2}$
1101	SUB	$\mathbf{rd} \leftarrow \mathbf{rs1} - \mathbf{rs2}$
1110	OR	$\mathbf{rd} \leftarrow \mathbf{rs1} \vee \mathbf{rs2}$
1111		Two register format instruction

The two register instruction encoding (**op**=1111) are as follows:

ex	Mnemonic	Description
0000	SW	$M_{16}[\mathbf{rs}] \leftarrow \mathbf{rd}$
0001	SB	$M_8[\mathbf{rs}] \leftarrow \mathbf{rd}(7:0)$
0010	LW	$\mathbf{rd} \leftarrow M_{16}[\mathbf{rs}]$
0011	LBU	$\mathbf{rd}(7:0) \leftarrow M_8[\mathbf{rs}]$ $\mathbf{rd}(15:8) \leftarrow 00000000$
0100	LBS	$\mathbf{rd} \leftarrow \text{sext}(M_8[\mathbf{rs}])$
0101	BZ	$\mathbf{pc} \leftarrow \mathbf{pc} + \mathbf{rs}$ if $\mathbf{rd}$ zero
0110	JZ	$\mathbf{pc} \leftarrow \mathbf{rs}$ if $\mathbf{rd}$ zero
0111	JAL	$\mathbf{pc} \leftarrow \mathbf{rs}, \mathbf{rd} \leftarrow \mathbf{pc} + 1$
1000	NEG	$\mathbf{rd} \leftarrow -\mathbf{rs}$
1001	COM	$\mathbf{rd} \leftarrow \neg \mathbf{rs}$
1010	SLE	$\mathbf{rd} \leftarrow 1$ if $\mathbf{rs} \leq 0$ , $\mathbf{rd} \leftarrow 0$ otherwise
1011	SLT	$\mathbf{rd} \leftarrow 1$ if $\mathbf{rs} < 0$ , $\mathbf{rd} \leftarrow 0$ otherwise
1100	SGE	$\mathbf{rd} \leftarrow 1$ if $\mathbf{rs} \geq 0$ , $\mathbf{rd} \leftarrow 0$ otherwise
1101	SGT	$\mathbf{rd} \leftarrow 1$ if $\mathbf{rs} > 0$ , $\mathbf{rd} \leftarrow 0$ otherwise
1110	SNZ	$\mathbf{rd} \leftarrow 1$ if $\mathbf{rs} \neq 0$ , $\mathbf{rd} \leftarrow 0$ otherwise
1111	SZ	$\mathbf{rd} \leftarrow 1$ if $\mathbf{rs} = 0$ , $\mathbf{rd} \leftarrow 0$ otherwise