

Shftregister_PISO Project Status (11/10/2014 - 15:14:22)			
Project File:	ShiftRegister_PISO.xise	Parser Errors:	No Errors
Module Name:	Shiftregister_PISO	Implementation State:	Synthesized
Target Device:	xc6slx4-3tqg144	• Errors:	No Errors
Product Version:	ISE 14.5	• Warnings:	No Warnings
Design Goal:	Balanced	• Routing Results:	
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	

Device Utilization Summary (estimated values)				[-]
Logic Utilization	Used	Available	Utilization	
Number of Slice Registers	5	4800	0%	
Number of Slice LUTs	5	2400	0%	
Number of fully used LUT-FF pairs	0	10	0%	
Number of bonded IOBs	7	102	6%	
Number of BUFG/BUFGCTRL/BUFHCEs	1	16	6%	

Detailed Reports						[-]
Report Name	Status	Generated	Errors	Warnings	Infos	
Synthesis Report	Current	Mon Nov 10 15:14:20 2014	0	0	0	
Translation Report						
Map Report						
Place and Route Report						
Power Report						
Post-PAR Static Timing Report						
Bitgen Report						

Secondary Reports			[-]
Report Name	Status	Generated	
ISIM Simulator Log	Current	Mon Nov 10 16:45:36 2014	

Date Generated: 11/10/2014 - 16:45:59