

topmodule Project Status (02/14/2015 - 14:37:22)			
<b>Project File:</b>	square_wave_gen.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	topmodule	<b>Implementation State:</b>	Synthesized
<b>Target Device:</b>	xc3s200-5tq144	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.5	• <b>Warnings:</b>	No Warnings
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	
<b>Environment:</b>	<a href="#">System Settings</a>	• <b>Final Timing Score:</b>	

Device Utilization Summary (estimated values)				<a href="#">[-]</a>
Logic Utilization	Used	Available	Utilization	
Number of Slices	55	1920	2%	
Number of Slice Flip Flops	33	3840	0%	
Number of 4 input LUTs	88	3840	2%	
Number of bonded IOBs	6	97	6%	
Number of GCLKs	2	8	25%	
Number of DCMs	1	4	25%	

Detailed Reports						<a href="#">[-]</a>
Report Name	Status	Generated	Errors	Warnings	Infos	
<a href="#">Synthesis Report</a>	Current	Sat Feb 14 14:37:21 2015	0	0	0	
Translation Report						
Map Report						
Place and Route Report						
Power Report						
Post-PAR Static Timing Report						
Bitgen Report						

Secondary Reports			<a href="#">[-]</a>
Report Name	Status	Generated	
<a href="#">ISIM Simulator Log</a>	Out of Date	Sat Feb 14 14:37:12 2015	

**Date Generated:** 02/14/2015 - 14:37:22