

Equalitycomparator_4bit Project Status (11/07/2014 - 14:41:42)			
<b>Project File:</b>	Equalitycomparator_4bit.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	Equalitycomparator_4bit	<b>Implementation State:</b>	Synthesized
<b>Target Device:</b>	xc6slx4-3tqg144	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.5	• <b>Warnings:</b>	No Warnings
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	
<b>Environment:</b>	<a href="#">System Settings</a>	• <b>Final Timing Score:</b>	

Device Utilization Summary (estimated values)				<a href="#">[-]</a>
Logic Utilization	Used	Available	Utilization	
Number of Slice LUTs	6	2400	0%	
Number of fully used LUT-FF pairs	0	6	0%	
Number of bonded IOBs	11	102	10%	

Detailed Reports						<a href="#">[-]</a>
Report Name	Status	Generated	Errors	Warnings	Infos	
<a href="#">Synthesis Report</a>	Current	Fri Nov 7 14:41:41 2014	0	0	0	
Translation Report						
Map Report						
Place and Route Report						
Power Report						
Post-PAR Static Timing Report						
Bitgen Report						

Secondary Reports			<a href="#">[-]</a>
Report Name	Status	Generated	
<a href="#">ISIM Simulator Log</a>	Current	Fri Nov 7 14:48:44 2014	

**Date Generated:** 11/07/2014 - 14:50:03