mux4_to1 Project Status (11/07/2014 - 15:28:04)					
Project File:	MUX4_to1_1bit.xise	Parser Errors:	No Errors		
Module Name:	mux4_to1	Implementation State:	Synthesized		
Target Device:	xc6slx4-3tqg144	• Errors:	No Errors		
Product Version:	ISE 14.5	• Warnings:	No Warnings		
Design Goal:	Balanced	• Routing Results:			
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:			
<b>Environment:</b>	System Settings	• Final Timing Score:			

Device Utilization Summary (estimated values)					
Logic Utilization	Used	Available	Utilization		
Number of Slice LUTs	1	2400	0%		
Number of fully used LUT-FF pairs	0	1	0%		
Number of bonded IOBs	7	102	6%		

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Fri Nov 7 15:28:03 2014	0	0	0
Translation Report					
Map Report					
Place and Route Report					
Power Report					
Post-PAR Static Timing Report					
Bitgen Report					

Secondary Reports			
Report Name	Status	Generated	
ISIM Simulator Log	Out of Date	Fri Nov 7 15:37:06 2014	

 $\textbf{Date Generated:}\ 11/07/2014 - 15:37:51$