

serial_ip_serial_or_parallel_out_shift_reg Project Status (12/08/2014 - 10:52:04)			
<b>Project File:</b>	Serial_In_Serial_Or_Parallel_Out_8Bit.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	serial_ip_serial_or_parallel_out_shift_reg	<b>Implementation State:</b>	Synthesized
<b>Target Device:</b>	xc6slx4-3tqg144	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.5	• <b>Warnings:</b>	No Warnings
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	
<b>Environment:</b>	<a href="#">System Settings</a>	• <b>Final Timing Score:</b>	

Device Utilization Summary (estimated values) [-]			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	9	4800	0%
Number of Slice LUTs	10	2400	0%
Number of fully used LUT-FF pairs	9	10	90%
Number of bonded IOBs	13	102	12%
Number of BUFG/BUFGCTRL/BUFHCEs	2	16	12%

Detailed Reports [-]					
Report Name	Status	Generated	Errors	Warnings	Infos
<a href="#">Synthesis Report</a>	Current	Mon Dec 8 11:28:26 2014	0	0	<a href="#">7 Infos (7 new)</a>
<a href="#">Translation Report</a>	Out of Date	Mon Dec 8 10:06:56 2014	0	0	0
<a href="#">Map Report</a>	Out of Date	Mon Dec 8 10:07:15 2014	0	0	<a href="#">6 Infos (6 new)</a>
<a href="#">Place and Route Report</a>	Out of Date	Mon Dec 8 10:07:23 2014	0	0	<a href="#">3 Infos (3 new)</a>
Power Report					
<a href="#">Post-PAR Static Timing Report</a>	Out of Date	Mon Dec 8 10:07:28 2014			
Bitgen Report					

Secondary Reports [-]		
Report Name	Status	Generated
<a href="#">ISIM Simulator Log</a>	Current	Mon Dec 8 11:51:41 2014
<a href="#">Post-Map Static Timing Report</a>	Out of Date	Mon Dec 8 10:09:22 2014

**Date Generated:** 12/09/2014 - 17:17:50