

| upcounter_8bit Project Status (11/04/2014 - 14:40:06) | | | |
|---|---|------------------------------|-----------------------------------|
| Project File: | Upcounter_8bit.xise | Parser Errors: | No Errors |
| Module Name: | upcounter_8bit | Implementation State: | Synthesized |
| Target Device: | xc6slx4-3tqg144 | • Errors: | No Errors |
| Product Version: | ISE 14.5 | • Warnings: | 1 Warning (0 new) |
| Design Goal: | Balanced | • Routing Results: | |
| Design Strategy: | Xilinx Default (unlocked) | • Timing Constraints: | |
| Environment: | System Settings | • Final Timing Score: | |

| Device Utilization Summary (estimated values) | | | | [-] |
|---|------|-----------|-------------|---------------------|
| Logic Utilization | Used | Available | Utilization | |
| Number of Slice Registers | 8 | 4800 | 0% | |
| Number of Slice LUTs | 8 | 2400 | 0% | |
| Number of fully used LUT-FF pairs | 0 | 16 | 0% | |
| Number of bonded IOBs | 10 | 102 | 9% | |
| Number of BUFG/BUFGCTRL/BUFHCEs | 1 | 16 | 6% | |

| Detailed Reports | | | | | | [-] |
|----------------------------------|---------|-------------------------|--------|-----------------------------------|-------|---------------------|
| Report Name | Status | Generated | Errors | Warnings | Infos | |
| Synthesis Report | Current | Tue Nov 4 14:40:05 2014 | 0 | 1 Warning (0 new) | 0 | |
| Translation Report | | | | | | |
| Map Report | | | | | | |
| Place and Route Report | | | | | | |
| Power Report | | | | | | |
| Post-PAR Static Timing Report | | | | | | |
| Bitgen Report | | | | | | |

| Secondary Reports | | | [-] |
|------------------------------------|-------------|-------------------------|---------------------|
| Report Name | Status | Generated | |
| ISIM Simulator Log | Out of Date | Tue Nov 4 14:29:41 2014 | |

Date Generated: 11/04/2014 - 14:40:06