

ShiftRegister_SIPO Project Status (11/10/2014 - 13:36:54)			
<b>Project File:</b>	ShiftRegister_SIPO.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	ShiftRegister_SIPO	<b>Implementation State:</b>	Synthesized
<b>Target Device:</b>	xc6slx4-3tqg144	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.5	• <b>Warnings:</b>	No Warnings
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	
<b>Environment:</b>	<a href="#">System Settings</a>	• <b>Final Timing Score:</b>	

Device Utilization Summary (estimated values) [-]			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	7	4800	0%
Number of Slice LUTs	1	2400	0%
Number of fully used LUT-FF pairs	0	8	0%
Number of bonded IOBs	10	102	9%
Number of BUFG/BUFGCTRL/BUFHCEs	1	16	6%

Detailed Reports [-]					
Report Name	Status	Generated	Errors	Warnings	Infos
<a href="#">Synthesis Report</a>	Current	Mon Nov 10 13:36:53 2014	0	0	0
<a href="#">Translation Report</a>	Out of Date	Mon Nov 10 07:33:27 2014	0	0	0
<a href="#">Map Report</a>	Out of Date	Mon Nov 10 07:33:34 2014	X 1 Error (1 new)	0	0
Place and Route Report					
Power Report					
Post-PAR Static Timing Report					
Bitgen Report					

Secondary Reports [-]		
Report Name	Status	Generated
<a href="#">ISIM Simulator Log</a>	Out of Date	Mon Nov 10 13:36:06 2014

**Date Generated:** 11/10/2014 - 13:37:07