

ShiftRegister_PIPO Project Status (11/10/2014 - 17:06:30)			
Project File:	ShiftRegister_PIPO.xise	Parser Errors:	No Errors
Module Name:	ShiftRegister_PIPO	Implementation State:	Synthesized
Target Device:	xc6slx4-3tqg144	• Errors:	No Errors
Product Version:	ISE 14.5	• Warnings:	No Warnings
Design Goal:	Balanced	• Routing Results:	
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	

Device Utilization Summary (estimated values) [-]			
Logic Utilization	Used	Available	Utilization
Number of bonded IOBs	9	102	8%
Number of BUFG/BUFGCTRL/BUFHCEs	1	16	6%

Detailed Reports [-]					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Mon Nov 10 17:06:28 2014	0	0	0
Translation Report					
Map Report					
Place and Route Report					
Power Report					
Post-PAR Static Timing Report					
Bitgen Report					

Secondary Reports [-]		
Report Name	Status	Generated
ISIM Simulator Log	Current	Mon Nov 10 17:23:46 2014

Date Generated: 11/10/2014 - 17:23:46