

Axiomise Formal Verification Final Update CVE4

3 DECEMBER 2020



Agile formal verification for RISC-V









Results updated on 3 Dec 2020

master 89fbbd1 Merge pull request #596 from davideschiavone/fix_dc_shell_mult

(0.0%)

SUMMARY Total Tasks Total Properties : 27332 assumptions (146 disabled) : 202 approved : 0 (0.0%) assertions : 5770 (1160 disabled) (6.6%) proven : 381 - marked proven: 0 (0.0%): 4226 (73.3%) - cex - ar cex : 0 (0.0%) - undetermined : 4 (3 disabled) (0.1%) (0.0%): 0 - error : 21360 (1428 disabled) covers - unreachable : 132 (0.6%) : 20694 (896 disabled)(96.9%) covered (0.0%)- ar covered : 0

- undetermined : 0

- error

Check Categories	Assertions & Covers
RV32IC ISA checks	Exhaustively Proven
Exceptions, Interrupts, Debug	Exhaustively Proven
Illegal Instructions	Exhaustively Proven
ISIDE, DSIDE	Exhaustively Proven
X-checks	Exhaustively Proven
Deadlocks	Exhaustively Proven



Results updated on 3 Dec 2020

master 89fbbd1 Merge pull request #596 from davideschiavone/fix_dc_shell_mult

	Check Categories	Status	Done	Last updated
1.	Processor coverage targets	Manual Review against published ISA	Yes	3 Dec 2020
2.	Assertion coverage	List of Pass/Fail obtained from Cadence JasperGold®	Yes	3 Dec 2020
3.	Checker completeness	Axiomise methodology	Yes	3 Dec 2020
4.	Over-constraint detection	Axiomise methodology	Yes	3 Dec 2020
5.	Property-driven design coverage	Using Cadence JasperGold®	Yes	3 Dec 2020
6.	Scenario coverage	Axiomise ISA Coverage Analyzer®	Yes	3 Dec 2020

