HW#9

Chapter 11

```
R2,[R0],2
1.
      LDR
                   R1,R1,2
Loop: SUBS
      BEQ
                   Done
      LDR
                   R3,[R0],2
                   R12,R3,R2
      SSUB16
      SEL
                   R2,R2,R3
      В
                   Loop
Done: MOV
                   R0,R2
      BX
                   LR
int16_t SIMD_FindMin(int16_t a[], int32_t n){
      int16_t Min=a[0];
      for(i=0,i< n,i++){}
            if(a[i] < Min){
                   Min=a[i];
             }
return Min;
endl;
3.loop: CBZ
                   R1,done
                   R3,[R0]
      LDR
      UBFX
                   R12,R3,0,8
      ADD
                   R12,R12,R2
      BFI
                   R3,R12,0,8
      UBFX
                   R12,R3,8,8
      ADD
                   R12,R12,R2
      BFI
                   R3,R12,8,8
      UBFX
                   R12,R3,16,8
      ADD
                   R12,R12,R2
      BFI
                   R3,R12,16,8
      UBFX
                   R12,R3,24,8
      ADD
                   R12,R12,R2
      BFI
                   R3,R12,24,8
      STR
                   R3,[R0],4
      SUB
                   R1,R1,4
                   loop
      В
done: BX
                   LR
```

Chapter 12

4.Add:	VADD.F32	S0,S0,S2
	VADD.F32	S1,S1,S3
	BX	LR
Sub:	VSUB.F32	S0,S0,S2
	VSUB.F32	S1,S1,S3
	BX	LR
Mult:	VMUL.F32	S4,S0,S2
	VMUL.F32	S5,S1,S3
	VMUL.F32	S6,S0,S3
	VMUL.F32	S7,S2,S1
	VSUB.F32	S0,S4,S5
	VADD.F32	S1,S6,S7
	BX	LR
Divi:	BX VMUL.F32	LR S4,S0,S2
Divi:		
Divi:	VMUL.F32	S4,S0,S2
Divi:	VMUL.F32 VMUL.F32	S4,S0,S2 S5,S1,S3
Divi:	VMUL.F32 VMUL.F32 VMUL.F32	\$4,\$0,\$2 \$5,\$1,\$3 \$6,\$0,\$3
Divi:	VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32	\$4,\$0,\$2 \$5,\$1,\$3 \$6,\$0,\$3 \$7,\$2,\$1
Divi:	VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32	\$4,\$0,\$2 \$5,\$1,\$3 \$6,\$0,\$3 \$7,\$2,\$1 \$8,\$2,\$2
Divi:	VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32	\$4,\$0,\$2 \$5,\$1,\$3 \$6,\$0,\$3 \$7,\$2,\$1 \$8,\$2,\$2 \$9,\$3,\$3
Divi:	VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32 VADD.F32	\$4,\$0,\$2 \$5,\$1,\$3 \$6,\$0,\$3 \$7,\$2,\$1 \$8,\$2,\$2 \$9,\$3,\$3 \$10,\$4,\$5
Divi:	VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32 VMUL.F32 VADD.F32 VSUB.F32	\$4,\$0,\$2 \$5,\$1,\$3 \$6,\$0,\$3 \$7,\$2,\$1 \$8,\$2,\$2 \$9,\$3,\$3 \$10,\$4,\$5 \$11,\$7,\$6