## CDA 4203/4203L Spring 2015 Computer System Design

# Final Project Report Due by 5pm, Thursday, 30th April

Today's Date:	4/28/15		
Team Member Names:	Sean Murphy	Austin Matthew	Jesse Walton
Team Member U #'s:	U49850246	U89904116	U89823440
Work Distribution	Briefly explain each team member's contribution.  Sean Murphy – Memory, Integration, bug fixes  Austin Matthew – LCD, menu system  Jesse Walton – Audio, Report		

**Feedback:** Your feedback is extremely important to improve the mini-project for future course offerings.

Total Number of Person Hours Spent:	Estimate the number of hours spent by each team member and add the three numbers.  Sean Murphy: 2 + 2 + 6 + 8 + 14 + 12 = 44  Austin Matthew: 2 + 2 + 6 + 8 + 14 + 12 = 44  Jesse Walton: 2 + 2 + 6 + 8 + 12 + 12 = 42  Total: 44 + 44 + 42 = 130 hours		
Exercise Difficulty:	Hard		
(Easy, Average, Hard)			
Issues You ran into:	List all problem/issues you faced while doing this project.  (please use bulletized list)  • Audio codec – typo  • Verilog (General) – implementation and testing  • LCD – timing issues, logic		
Any Suggestions to improve this project:	Better resources and training on debugging workflow Introduce components in prior labs. Training on best practices of how to use new components		

## **Overview**

Describe the overall functionality of the system. Describe any and all relevant interfaces. Maximum 1 page.

The system uses the ram, ac97, buttons and lcd to implement an audio recorder that can record and play back 8 messages at up to 4 minutes each. This is accomplished by using a top level Verilog module to handle IO and to connect all sub-modules together.

**Powering On:** When the system is turned on, the user is greeted with a welcome message that remains on the screen until a button is pressed.

**Top Menu:** Immediately after a button is pressed, the welcome menu is removed and the top menu is shown. The menu items are: **Play, Record, Delete, Delete All** and **Volume.** The user can navigate to each item by pressing the navigation buttons.

**Play:** Selecting play brings you to a message select screen and allows you to select messages 1 through 8.

**Record:** Selecting record brings you to a message select screen and allows you to select messages 1 through 8. Upon selection of a message, the device will begin recording. While recording, the user may stop recording or return to top menu.

**Delete:** Selecting delete brings you to a message select screen and allows you to select messages 1 through 8. Selecting a message brings up a confirmation window. Confirming deletes the message from memory by resetting the timing of the recording.

**Delete All:** Selecting delete all brings you to a confirmation menu. Confirming this option will delete all messages from the system.

**Volume:** Selecting volume will bring a new window up to allow volume control using the left and right buttons.

## **System Block Diagram**

Show a detailed diagram of the system design. This should include all major blocks and ICs, and show all datapaths and control signals.

[see diagram 1 and diagram 2]

## **System Functional Flow**

Include a detailed flow diagram, FSMD, pseudo code, or whatever it takes to show precisely how the system works. This needs to be detailed out at the control line level, a sequence of specific events that accomplish that functionality. If you are using an FSM, for instance, show each state and which controls are asserted in that state, along with what causes each state transition. If you are using pseudo code, again show the case statements, loops, decisions, etc., that lead to each control line being asserted.

On system power up, the system goes through initialization. The lcd initializes to 4 bit mode using the lcd state machine which is setup to output the correct timings for the function and mode settings. After the initial settings are complete, the lcd displays a welcome message until a button is pressed. The AC97 codec is also initialized using the ac97 commands module. This module uses a state machine to iterate through setting all relevant settings like source and microphone. After both the lcd and ac97 are initialized, the system is ready for user input and will leave the welcome message machine when it is received, taking the user to the top menu.

During run time, the system latches button presses and passes them into a picoblaze implementation of a state machine to generate an encoded output that drives another picoblaze. The data is passed into the secondary picoblaze as an 8 bit value with the top 4 bits representing the lcd menu to display and the bottom 4 bits representing the positioning of the cursor. The second picoblaze uses this data to generate the appropriate LCD commands, letter by letter, and passes them into a final verilog module which takes the ascii values and converts them into the timing diagrams that run the lcd. The system remains responsive to button presses because of the high clock frequency of the system and the relatively low amount of audio cycles needed for recording and playback.

The ac97 always sends and receives data serially and interfaces with the memory directly for playback and recording. Each of those states are triggered within the first picoblaze, as it keeps track of the current position the user is in the system

## **Code for Audio Codec**

Include source code for the main controller. The length of this will vary widely; depending on how much of your design's functionality is in software.

```
1
      `timescale 1ns / 1ps
2
3
4
      module streaming file system(
5
        command, mem full, fnumber, ready,
6
        data in, data out, sync,
7
        ram clock,
8
        this reset,
9
        clk out,
10
11
        // RAM hardware pins
12
        hw ram rasn, hw ram casn,
13
         hw ram wen, hw ram ba, hw ram udgs p, hw ram udgs n,
      hw ram ldqs p,hw ram ldqs n, hw ram udm, hw ram ldm, hw ram ck,
      hw ram ckn, hw ram cke, hw ram odt,
14
         hw ram ad, hw ram dq, hw rzq pin, hw zio pin
15
16
        );
17
18
       parameter MESSAGE BITS = 3;
19
       parameter MEM ADDRESS BITS = 26;
20
21
       input [2:0] command;
22
       output reg mem full;
23
       input [2:0] fnumber;
24
       // input [MEM ADDRESS BITS-MESSAGE BITS-1:0] flen;
25
       input [7:0] data in;
26
       output reg [7:0] data out;
27
       input sync;
28
       input ram clock;
29
       input this reset;
30
       output reg ready;
31
32
       output clk out;
33
34
35
       reg [MESSAGE BITS-1:0] fnumber addr;
       reg [MEM_ADDRESS_BITS-MESSAGE BITS-1:0] offset;
36
```

```
37
       wire [MEM ADDRESS BITS-1:0] full ram addr;
38
       assign full ram addr = {fnumber addr, offset};
39
40
       reg [MEM ADDRESS BITS-MESSAGE BITS-1:0] fsizes [0:7]; // 8 long array
      of 23 bit numbers
41
42
       wire [MEM ADDRESS BITS-1:0] max ram address;
43
       reg [7:0] ram data in;
44
       wire [7:0] ram data out;
45
       reg ram read request;
46
       reg ram read ack;
       wire ram rdy;
47
48
       wire ram rd data pres;
49
       reg ram write enable;
50
51
        // RAM hardware bullshit
52
        output hw ram rasn;
53
        output hw ram casn;
54
        output hw ram wen;
55
        output [2:0] hw ram ba;
56
        inout hw ram udgs p;
57
        inout hw ram udgs n;
58
        inout hw ram ldgs p;
59
        inout hw ram ldgs n;
        output hw ram_udm;
60
61
        output hw ram Idm;
62
        output hw ram ck;
63
        output hw ram ckn;
64
        output hw ram cke;
65
        output hw ram odt;
66
        output [12:0] hw ram ad;
67
        inout [15:0] hw ram dq;
68
        inout hw rzg pin;
69
        inout hw zio pin;
70
71
        // Instantiate the RAM
72
       ram interface wrapper myram (
73
         .address(full ram addr),
74
         .data in(ram data in),
75
         .write enable(ram write enable),
76
         .read request(ram read request),
77
         .read ack(ram read ack),
78
         .data out(ram data out),
79
         .reset(this reset),
80
         .clk(ram clock),
```

```
81
82
         .hw ram rasn(hw ram rasn),
83
         .hw ram casn(hw ram casn),
84
         .hw ram wen(hw ram wen),
85
         .hw ram ba(hw ram ba),
86
         .hw ram udgs p(hw ram udgs p),
87
         .hw ram udgs n(hw ram udgs n),
88
         .hw ram ldqs p(hw ram ldqs p),
89
         .hw ram ldgs n(hw ram ldgs n),
90
         .hw ram udm(hw ram udm),
91
         .hw ram ldm(hw ram ldm),
92
         .hw ram ck(hw ram ck),
93
         .hw ram ckn(hw ram ckn),
94
         .hw ram cke(hw ram cke),
95
         .hw ram odt(hw ram odt),
96
         .hw ram ad(hw ram ad),
97
         .hw ram dg(hw ram dg),
98
         .hw rzq pin(hw rzq pin),
99
         .hw zio pin(hw zio pin),
100
101
         .clkout(clk out),
102
         .sys clk(clk out),
103
         .rdy(ram rdy),
         .rd data pres(ram rd data pres),
104
105
         .max ram address()
106
        );
107
108
109
         parameter c play = 1;
110
         parameter c pause = 2;
111
         parameter c record = 3;
112
         parameter c delete = 4;
113
         parameter c delete all = 5;
114
115
116
        parameter s wait command = 4'b0000;
117
        parameter s finish = 4'b0001;
        parameter s delete = 4'b0010:
118
119
        parameter s delete all = 4'b0011;
        parameter s play = 4'b0100;
120
121
        parameter s play2 = 4'b0101;
122
        parameter s play3 = 4'b0110;
123
        parameter s record = 4'b0111;
124
        parameter s record2 = 4'b1000;
125
        parameter s record3 = 4'b1001;
```

```
126
127
        (* FSM ENCODING="SEQUENTIAL", SAFE IMPLEMENTATION="NO" *)
       reg [3:0] state =s finish;
128
129
        always@(posedge clk out)
130
          if (this reset) begin
131
            state <= s wait command;
132
            ram read request <= 0;
133
            ram read ack <= 0;
134
            ram write enable <= 0;
135
            fsizes[0] \le 0;
136
            fsizes[1] \le 0;
137
            fsizes[2] \le 0;
138
            fsizes[3] \le 0;
139
            fsizes[4] \le 0;
140
            fsizes[5] \le 0;
141
            fsizes[6] \le 0;
142
            fsizes[7] \le 0;
143
144
145
          end
146
          else
147
            (* FULL CASE, PARALLEL CASE *) case (state)
148
              s wait command: begin
149
                if (command == c play) begin
150
                 state <= s play;
151
                 offset \leq 0;
152
                 fnumber addr <= fnumber;
153
                 ready <= 0;
154
                end
155
156
                else if (command == c record) begin
157
                 state <= s record;
158
                 fnumber addr <= fnumber;
159
                 offset \leq 0:
160
                 ready \leq 0;
161
                end
162
163
                else if (command == c delete) begin
164
                 state <= s delete;
165
                 fnumber addr <= fnumber;
166
                 ready <= 0;
167
                end
168
169
                else if (command == c delete all) begin
```

```
170
                  state <= s delete all;
171
                  fnumber addr <= fnumber;
172
                  ready <= 0;
173
                end
174
175
                else begin
176
                   ready <= 1;
177
                   ram read request <= 0;
178
                   ram read ack <= 0;
179
                end
180
181
              end
182
183
              s finish: begin
184
                 if (!command) begin
185
                   mem_full <= 0;
186
                   ready <= 0;
187
                   state <= s wait command;
188
                 end
189
              end
190
191
              s delete: begin
192
                 fsizes[fnumber addr] <= 0;
193
                 state <= s finish;
194
              end
195
196
              s delete all: begin
197
                 fsizes[0] \le 0;
198
                 fsizes[1] \le 0;
199
                 fsizes[2] \le 0;
200
                 fsizes[3] \le 0;
201
                 fsizes[4] \le 0;
202
                 fsizes[5] \le 0;
203
                 fsizes[6] \le 0;
204
                 fsizes[7] \le 0;
205
                 state <= s finish;
206
              end
207
208
              s play: begin
                 ram_read_ack <= 0;
209
210
                 if (offset == fsizes[fnumber addr])
       // Are we at the end of the message?
211
                   state <= s finish;
212
213
                 else if (!sync)
```

```
// wait for sync to drop low again
214
                   state <= s play2;
215
               end
216
217
               s play2: begin
                 if (sync && (command == c play)) begin
218
       // Wait for the frame sync to get the next byte
                   state <= s play3;
219
220
                   ram read request <= 1;
221
                 end
222
                 else if (command == c pause)
       // If pause, just stay in this block
223
                   state <= s play2;
224
                 else if (command != c play)
       // Something other than play means finish up and return to function select
225
                   state <= s finish;
226
                 else
227
                   state <= s_play2;
228
              end
229
230
               s play3: begin
231
                 if (!ram rd data pres)
       // Wait for RAM te present the data
232
                   state <= s play3;
233
                 else begin
234
                   data out <= ram data out;
235
                   offset <= offset + 1;
236
                   ram read request <= 0;
       // Do I need to deassert this more quickly?
237
                   ram read ack <= 1;
238
                   state <= s play;
239
                 end
240
              end
241
242
243
               s record : begin
244
                 if (command != c record) begin
       // When we finish recording, write out our file size
245
                   state <= s finish;
246
                   fsizes[fnumber addr] <= offset;
247
                 end
248
249
                 else if (sync) begin
       // wait for frame sync to grab data and write
250
                   ram data in <= data in;
```

```
251
                   ram write enable <= 1;
252
                   state <= s record2;
253
                end
254
              end
255
256
              s record2: begin
257
                ram write enable <= 0;
                offset <= offset + 1;
258
259
                state <= s record3;
260
              end
261
262
              s record3: begin
263
                if (offset == 0) begin
       // praying for rollover - max message length
264
                   mem full <= 1;
                   fsizes[fnumber addr] <= -1;
265
       // please please wrap around
                   state <= s finish;
266
267
                end
                else if (!sync)
268
       // wait for sync to drop
                   state <= s record;
269
270
              end
271
272
            endcase
273
274
       endmodule
275
```

## **Code for LCD Display**

Include source code for the main controller. The length of this will vary widely; depending on how much of your design's functionality is in software.

// Picoblaze #1 – processes current state of system, based on button presses. Sends 8 bit encoded messages to picoblaze #2. Bits [7:4] refer to the current menu (welcome message, top, play, record, delete, delete all, message select, confirmation)

CONSTANT CONTROL, 00

CONSTANT READY\_SIG, 07

CONSTANT MEM\_FULL, 02

CONSTANT COMMAND, 03

CONSTANT FILE, 04

CONSTANT VOLUME\_OUTPUT, 05

CONSTANT LCD\_OUTPUT, 06

NAMEREG s0, MENU\_STATE

NAMEREG s1, FILE\_STATE

NAMEREG s2, TWO\_STATE

NAMEREG s3, MASTER\_STATE

NAMEREG s4, SEANS\_CONSTANT

NAMEREG s5, VOLUME

NAMEREG s6, LCD\_BUILD

NAMEREG s7, READY\_REG

NAMEREG s8, COMMAND\_REG

NAMEREG s9, FILE\_REG

NAMEREG SA, CONTROLREG

#### **ENABLE INTERRUPT**

WELCOME: ; WELCOME MESSAGE

LOAD LCD\_BUILD, A0

OUTPUT LCD\_BUILD, LCD\_OUTPUT

CALL WAIT\_STATE

CALL INPUT\_LOADER

MAIN: ;MAIN MENU

LOAD COMMAND\_REG, FF

OUTPUT COMMAND\_REG, COMMAND

CALL PUSH

MAIN\_MENU\_RS:

LOAD MENU\_STATE, 00

MAIN\_MENU:

LOAD MASTER\_STATE, 00

CALL WAIT\_STATE

CALL INPUT\_LOADER

COMPARE CONTROLREG, 01

JUMP Z, UP\_MAIN

COMPARE CONTROLREG, 02

JUMP Z, DOWN\_MAIN

COMPARE CONTROLREG, 04

JUMP Z, BACK

COMPARE CONTROLREG, 08

JUMP Z, SELECT\_MAIN

```
UP_MAIN:
     COMPARE MENU_STATE, 04
     JUMP NZ, UP_GOOD
     JUMP MAIN_MENU
     UP_GOOD:
     ADD MENU_STATE, 01
     CALL PUSH
     JUMP MAIN_MENU
DOWN_MAIN:
     COMPARE MENU_STATE, 00
     JUMP NZ, DOWN_GOOD
     JUMP MAIN_MENU
     DOWN_GOOD:
     SUB MENU_STATE, 01
     CALL PUSH
     JUMP MAIN_MENU
;///////SELECT MAIN/////////
SELECT_MAIN:
               ;ROUTES TO MASTER SWITCH
     COMPARE MENU_STATE, 00
     JUMP Z, MASTER_PLAY
     COMPARE MENU_STATE, 01
     JUMP Z, MASTER_RECORD
```

```
COMPARE MENU_STATE, 02
      JUMP Z, MASTER_DELETE
      COMPARE MENU_STATE, 03
      JUMP Z, MASTER_DEL_ALL
      COMPARE MENU_STATE, 04
      JUMP Z, MASTER_VOL
;/////MASTER SWITCH////////////
MASTER_MENU:
      LOAD MASTER_STATE, 00
      CALL PUSH
      JUMP MAIN_MENU_RS
MASTER_PLAY:
      LOAD MASTER_STATE,01
      CALL PUSH
      JUMP FILE_MENU_RS
MASTER_RECORD:
      LOAD MASTER_STATE,02
      CALL PUSH
      JUMP FILE_MENU_RS
MASTER_DELETE:
      LOAD MASTER_STATE,03
      CALL PUSH;
      JUMP FILE_MENU_RS
MASTER_PLAYING:
      LOAD MASTER_STATE,04
```

```
CALL PUSH
     JUMP TWO_OPTION_MENU_RS
MASTER_DELETING:
      LOAD MASTER_STATE,05
      CALL PUSH
      JUMP TWO_OPTION_MENU_RS
MASTER_VOL:
      LOAD MASTER_STATE,06
      CALL PUSH
     JUMP TWO_OPTION_MENU_RS
MASTER_DEL_ALL:
      LOAD MASTER_STATE,07
      CALL PUSH
      JUMP TWO_OPTION_MENU_RS
MASTER_PAUSED:
      LOAD MASTER_STATE,08
     CALL PUSH
     JUMP ONE_OPTION_MENU
MASTER_RECORDING:
      LOAD MASTER_STATE, 09
      CALL PUSH
```

JUMP ONE\_OPTION\_MENU

```
FILE_MENU_RS:
     LOAD FILE_STATE, 00
FILE_MENU:
     CALL WAIT_STATE
     CALL INPUT_LOADER
     COMPARE CONTROLREG, 01
     JUMP Z, UP_FILE
     COMPARE CONTROLREG, 02
     JUMP Z, DOWN_FILE
     COMPARE CONTROLREG, 04
     JUMP Z, BACK
     COMPARE CONTROLREG, 08
     JUMP Z, SELECT_FILE
     JUMP FILE_MENU
UP_FILE:
     COMPARE FILE_STATE, 07
     JUMP NZ, UP_FILE_GOOD
                             ;if file number isnt max
     JUMP FILE_MENU
                              ;otherwise return
UP_FILE_GOOD:
     ADD FILE_STATE, 01
     CALL PUSH
```

### JUMP FILE\_MENU

```
DOWN_FILE:
     COMPARE FILE_STATE, 00
     JUMP NZ, DOWN_FILE_GOOD
                               ;if file number isnt min
     JUMP FILE_MENU
                                ;other wise return
DOWN_FILE_GOOD:
     SUB FILE_STATE, 01
     CALL PUSH
     JUMP FILE_MENU
SELECT_FILE:
     COMPARE MASTER_STATE, 01
     JUMP Z, PLAY_MESSAGE
     COMPARE MASTER_STATE, 02
     JUMP Z, RECORD_MESSAGE
     COMPARE MASTER_STATE, 03
     JUMP Z, MASTER_DELETING
SKIP:
     COMPARE FILE_STATE, 07
     JUMP Z, WRAP
     ADD FILE_STATE,01
     WRAP:
     LOAD FILE_STATE, 00
```

### JUMP PLAY\_MESSAGE

```
PLAY_MESSAGE:
    LOAD COMMAND_REG, 01
    CALL SEND_COMMAND_PRD
    JUMP MASTER_PLAYING
RECORD_MESSAGE:
    LOAD COMMAND_REG, 03
    CALL SEND_COMMAND_PRD
    JUMP MASTER_RECORDING
DELETE_MESSAGE:
    LOAD COMMAND_REG, 04
    CALL SEND_COMMAND_PRD
    JUMP BACK
;//////TWO OPTION MENU///for pause/skip, yes/no ,vol up/vol down
TWO_OPTION_MENU_RS:
    LOAD TWO_STATE,00
TWO_OPTION_MENU:
    CALL WAIT_STATE
    CALL INPUT_LOADER
    COMPARE CONTROLREG, 01
    JUMP Z, TWO_OPT_FLIP
```

```
COMPARE CONTROLREG, 02
     JUMP Z, TWO_OPT_FLIP
      COMPARE CONTROLREG, 04
     JUMP Z, BACK
      COMPARE CONTROLREG, 08
     JUMP Z, SELECT_TWO_OPT
     JUMP TWO_OPTION_MENU
;/////////TWO OPT UP/DOWN//////////
TWO_OPT_FLIP:
      COMPARE TWO_STATE, 00
     JUMP Z, TWO_STATE_UP
     JUMP Z, TWO_STATE_DOWN
TWO_STATE_UP:
      LOAD TWO_STATE,01
      CALL PUSH
     JUMP TWO_OPTION_MENU
TWO_STATE_DOWN:
      LOAD TWO_STATE,00
      CALL PUSH
      JUMP TWO_OPTION_MENU
;///////TWO OPT SELECT//////////
SELECT_TWO_OPT:
      COMPARE MASTER_STATE,04; playing
     JUMP Z, PAUSE_SKIP
      COMPARE MASTER_STATE,05; deleting
```

```
JUMP Z, YES_NO
      COMPARE MASTER_STATE,06; volume
      JUMP Z, UP_DOWN
      COMPARE MASTER_STATE,07; deleting all
      JUMP Z, YES_NO_ALL
PAUSE_SKIP:
      COMPARE TWO_STATE,00
      JUMP Z, PAUSE
      COMPARE TWO_STATE,01
      JUMP Z, SKIP
YES_NO:
      COMPARE TWO_STATE,00
      JUMP Z, BACK
      COMPARE TWO_STATE,01
      JUMP Z, DELETE_MESSAGE
YES_NO_ALL:
      COMPARE TWO_STATE,00
      JUMP Z, BACK
      COMPARE TWO_STATE,01
      JUMP Z, DELETE_ALL
UP_DOWN:
      COMPARE TWO_STATE,00
      JUMP Z, VOL_UP
      COMPARE TWO_STATE,01
      JUMP Z, VOL_DOWN
```

```
VOL_UP:
    COMPARE VOLUME, 1F
    JUMP NZ, UP_VOL
    JUMP ONE_OPTION_MENU
VOL_DOWN:
    COMPARE VOLUME,00
    JUMP NZ, DOWN_VOL
    JUMP ONE_OPTION_MENU
UP_VOL:
    ADD VOLUME,01
    OUTPUT VOLUME, VOLUME_OUTPUT
    JUMP TWO_OPTION_MENU
    DOWN_VOL:
    SUB VOLUME,01
    OUTPUT VOLUME, VOLUME_OUTPUT
    JUMP TWO_OPTION_MENU
PAUSE:
    LOAD COMMAND_REG, 02
    OUTPUT COMMAND_REG, COMMAND
    JUMP MASTER_PAUSED
```

```
RESUME_MESSAGE:
     LOAD COMMAND_REG, 01
     OUTPUT COMMAND_REG, COMMAND
     JUMP MASTER_PLAYING
DELETE_ALL:
     LOAD COMMAND_REG, 05
     CALL SEND_COMMAND_PRD
     JUMP BACK
ONE_OPTION_MENU:
     CALL WAIT_STATE
     CALL INPUT_LOADER
     COMPARE CONTROLREG,08
     JUMP Z, ONE_OPT_SEL
     JUMP ONE_OPTION_MENU
ONE_OPT_SEL:
     COMPARE MASTER_STATE,08
     JUMP Z, RESUME_MESSAGE ;RESUME!!!
     COMPARE MASTER_STATE,09
     JUMP Z, STOP
     JUMP ONE_OPTION_MENU
;///////STOP!!!!!////////
STOP:
     LOAD SEANS_CONSTANT,00
```

```
OUTPUT SEANS_CONSTANT, COMMAND
     JUMP BACK
;///////BACK!!!!/////////
BACK:
         ONE BACK TO RULE THEM ALL!!!!
     JUMP MASTER_MENU
SEND_COMMAND_PRD:
     OUTPUT FILE_STATE, FILE
     LOAD SEANS_CONSTANT,00
     OUTPUT SEANS_CONSTANT, COMMAND
     READY_WAIT:
     INPUT READY_REG,READY_SIG
     COMPARE READY_REG, 01
     JUMP NZ, READY_WAIT
     OUTPUT COMMAND_REG, COMMAND
WAIT_STATE:
     INPUT CONTROLREG, CONTROL
     COMPARE CONTROLREG, 00
                           ;wait state
     JUMP NZ, WAIT_STATE
     RETURN
;//////INPUT LOADER//////////
INPUT_LOADER:
     INPUT CONTROLREG, CONTROL; ADD USB SHIT HERE!!!!!
     COMPARE CONTROLREG, 00
```

```
JUMP Z, INPUT_LOADER
      RETURN
;//////LCD_PUSH//////////
PUSH:
      LOAD LCD_BUILD, MASTER_STATE
      SLO LCD_BUILD
      SLO LCD_BUILD
      SLO LCD_BUILD
      SLO LCD_BUILD
      COMPARE MASTER_STATE,00
      JUMP Z, MAIN_PUSH
      COMPARE MASTER_STATE,01
      JUMP Z, FILE_PUSH
      COMPARE MASTER_STATE,02
      JUMP Z, FILE_PUSH
      COMPARE MASTER_STATE,03
      JUMP Z, FILE_PUSH
      COMPARE MASTER_STATE,04
      JUMP Z, TWO_PUSH
      COMPARE MASTER_STATE,05
      JUMP Z, TWO_PUSH
      COMPARE MASTER_STATE,06
      JUMP Z, TWO_PUSH
```

COMPARE MASTER\_STATE,07

JUMP Z, TWO\_PUSH

```
COMPARE MASTER_STATE,08
      JUMP Z, ONE_PUSH
      COMPARE MASTER_STATE,09
      JUMP Z, ONE_PUSH
MAIN_PUSH:
      ADD LCD_BUILD, MENU_STATE
      JUMP PUSH_PUSH
FILE_PUSH:
      ADD LCD_BUILD, FILE_STATE
      JUMP PUSH_PUSH
TWO_PUSH:
      ADD LCD_BUILD, TWO_STATE
      JUMP PUSH_PUSH
ONE_PUSH:
      ADD LCD_BUILD, 00
     JUMP PUSH_PUSH
PUSH_PUSH:
      OUTPUT LCD_BUILD, LCD_OUTPUT
      RETURN
      JUMP MAIN_MENU
```

ISR:

LOAD LCD\_BUILD, BO

OUTPUT LCD\_BUILD, LCD\_OUTPUT

LOAD COMMAND\_REG, 00

OUTPUT COMMAND\_REG, COMMAND

CALL WAIT\_STATE

CALL INPUT\_LOADER

RETURNI ENABLE

**ADDRESS 3FF** 

JUMP ISR

// Picoblaze #2 – contains the characters for the various lcd messages. Receives input from picoblaze #1 and outputs data to lcd module (not lcd, yet).

CONSTANT ENTERCODE, 01

CONSTANT COMMAND, 04

CONSTANT EXITCODE, 02

CONSTANT READY\_SIG, 03

NAMEREG s4, READY\_REG

NAMEREG s0, ENTER\_CODE

NAMEREG s1, EXIT\_CODE

NAMEREG s2, MENU

NAMEREG s3, PLACE

NAMEREG s5, COMMAND\_REG

NAMEREG s6, LAST\_CODE

LOAD LAST\_CODE, 00

#### BEGIN:

INPUT ENTER\_CODE, ENTERCODE

COMPARE LAST\_CODE, ENTER\_CODE

JUMP Z, BEGIN

LOAD LAST\_CODE, ENTER\_CODE

LOAD MENU, ENTER\_CODE

LOAD PLACE, ENTER\_CODE

AND PLACE, OF

**SRO MENU** 

**SRO MENU** 

**SRO MENU** 

**SRO MENU** 

COMPARE MENU, 00

JUMP Z, MAIN\_MENU

COMPARE MENU, 01

JUMP Z, FILE\_MENU

COMPARE MENU, 02

JUMP Z, FILE\_MENU

COMPARE MENU, 03

JUMP Z, FILE\_MENU

COMPARE MENU, 04

JUMP Z, PLAY\_MENU

COMPARE MENU, 05

JUMP Z, DEL\_MENU

COMPARE MENU, 06

JUMP Z, VOL\_MENU

COMPARE MENU, 07

JUMP Z, DEL\_MENU

COMPARE MENU, 08

JUMP Z, PAUSE\_MENU

COMPARE MENU, 09

```
JUMP Z, RECORD_MENU
      COMPARE MENU,0A
      JUMP Z, WELCOME
      COMPARE MENU,0B
      JUMP Z, MEM_FULL
MAIN_MENU:
      COMPARE PLACE, 00
      CALL Z, MAIN1
      JUMP Z, S_1
      COMPARE PLACE, 01
      CALL Z, MAIN1
      JUMP Z, S_2
      COMPARE PLACE, 02
      CALL Z, MAIN1
      JUMP Z, S_3
      COMPARE PLACE, 03
      CALL Z, MAIN2
      JUMP Z, S_1
      COMPARE PLACE, 04
      CALL Z, MAIN2
      JUMP Z, S_3
FILE_MENU:
      COMPARE PLACE, 00
      CALL Z, FILE1_4
      JUMP Z, S_1
```

COMPARE PLACE, 01 CALL Z, FILE1\_4 JUMP Z, S\_3 COMPARE PLACE, 02 CALL Z, FILE2\_4 JUMP Z,S\_1 COMPARE PLACE, 03 CALL Z, FILE2\_4 JUMP Z,S\_3 COMPARE PLACE, 04 CALL Z,FILE3\_4 JUMP Z,S\_1 COMPARE PLACE, 05 CALL Z, FILE3\_4 JUMP Z,S\_3 COMPARE PLACE, 06 CALL Z, FILE4\_4 JUMP Z,S\_1 COMPARE PLACE, 07 CALL Z, FILE4\_4 JUMP Z,S\_3 PLAY\_MENU: CALL PAUSE\_SKIP COMPARE PLACE, 00

JUMP Z, S\_1

;PAUSE

```
JUMP NZ, S_3 ;SKIP
DEL_MENU:
      CALL CAN_CON
      COMPARE PLACE,00
     JUMP Z, S_1
                       ;NO
     JUMP NZ, S_3 ;YES
VOL_MENU:
      CALL UP_DOWN
     COMPARE PLACE, 00
     JUMP Z, S_1;up
     JUMP NZ, S_3;DOWN
PAUSE_MENU:
      CALL RESUME
     JUMP BEGIN
RECORD_MENU:
      CALL STOP
     JUMP BEGIN
MAIN1:
      CALL UPLINE
      CALL PRINT_MAIN_LEFT
      CALL DROPLINE
      RETURN
MAIN2:
      CALL UPLINE
      CALL PRINT_MAIN_RIGHT
```

```
CALL DROPLINE
      RETURN
FILE1_4:
      CALL UPLINE
      CALL PRINTFILE1_2
      CALL DROPLINE
      RETURN
FILE2_4:
      CALL UPLINE
      CALL PRINTFILE3_4
      CALL DROPLINE
      RETURN
FILE3_4:
      CALL UPLINE
      CALL PRINTFILE5_6
      CALL DROPLINE
      RETURN
FILE4_4:
      CALL UPLINE
      CALL PRINTFILE7_8
      CALL DROPLINE
      RETURN
PAUSE_SKIP:
      CALL UPLINE
      CALL PRINT_PAUSE_SKIP
```

```
CALL DROPLINE
      RETURN
RESUME:
      CALL UPLINE
      CALL PRINT_RESUME
      CALL DROPLINE
      RETURN
STOP:
      CALL UPLINE
      CALL PRINT_STOP
      RETURN
UP_DOWN:
      CALL UPLINE
      CALL PRINT_UP_DOWN
      RETURN
CAN_CON:
      CALL UPLINE
      CALL PRINT_CAN_CON
      RETURN
WELCOME:
      CALL UPLINE
      CALL PRINT_WELCOME
      RETURN
MEM_FULL:
```

```
CALL UPLINE
```

CALL PRINT\_MEM\_FULL

RETURN

## S\_1:

LOAD EXIT\_CODE,3E

CALL PRINTFILE

LOAD EXIT\_CODE,7C

CALL PRINTFILE

LOAD EXIT\_CODE,7C

CALL PRINTFILE

LOAD EXIT\_CODE,3C

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

JUMP BEGIN

# S\_2:

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,3E

CALL PRINTFILE

LOAD EXIT\_CODE,7C

CALL PRINTFILE LOAD EXIT\_CODE,7C CALL PRINTFILE LOAD EXIT\_CODE,3C CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE JUMP BEGIN LOAD EXIT\_CODE,20 CALL PRINTFILE

S\_3:

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,3E

CALL PRINTFILE

LOAD EXIT\_CODE,7C

CALL PRINTFILE

LOAD EXIT\_CODE,7C

CALL PRINTFILE

LOAD EXIT\_CODE,3C

```
LOAD EXIT_CODE,20
      CALL PRINTFILE
      LOAD EXIT_CODE,20
      CALL PRINTFILE
      LOAD EXIT_CODE,20
      CALL PRINTFILE
      JUMP BEGIN
DROPLINE:
      INPUT READY_REG, READY_SIG
      COMPARE READY_REG, 01
      JUMP NZ, DROPLINE
      LOAD COMMAND_REG,01
      OUTPUT COMMAND_REG, COMMAND
      RETURN
UPLINE:
      INPUT READY_REG, READY_SIG
      COMPARE READY_REG, 01
      JUMP NZ, UPLINE
      LOAD COMMAND_REG,00
      OUTPUT COMMAND_REG, COMMAND
      RETURN
PRINT_MAIN_LEFT:
      LOAD EXIT_CODE,50
      CALL PRINTFILE
```

LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,41 CALL PRINTFILE LOAD EXIT\_CODE,59 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,52 CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,43 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,44 CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE

LOAD EXIT\_CODE,2d

CALL PRINTFILE LOAD EXIT\_CODE,3e CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE RETURN PRINT\_MAIN\_RIGHT: LOAD EXIT\_CODE,3c CALL PRINTFILE LOAD EXIT\_CODE,2d CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,44 CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,56

LOAD EXIT\_CODE,4f CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,3e CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE RETURN PRINTFILE1\_2: LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,46 CALL PRINTFILE LOAD EXIT\_CODE,49 CALL PRINTFILE

LOAD EXIT\_CODE,4c

CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,31 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,46 CALL PRINTFILE LOAD EXIT\_CODE,49 CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,32 CALL PRINTFILE LOAD EXIT\_CODE,2d CALL PRINTFILE LOAD EXIT\_CODE,3e CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE RETURN PRINTFILE3\_4:

LOAD EXIT\_CODE,3c CALL PRINTFILE LOAD EXIT\_CODE,2d CALL PRINTFILE LOAD EXIT\_CODE,46 CALL PRINTFILE LOAD EXIT\_CODE,49 CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,33 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,46 CALL PRINTFILE LOAD EXIT\_CODE,49 CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,34

CALL PRINTFILE LOAD EXIT\_CODE,2d CALL PRINTFILE LOAD EXIT\_CODE,3e CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE RETURN PRINTFILE5\_6: LOAD EXIT\_CODE,3c CALL PRINTFILE LOAD EXIT\_CODE,2d CALL PRINTFILE LOAD EXIT\_CODE,46 CALL PRINTFILE LOAD EXIT\_CODE,49 CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,35 CALL PRINTFILE LOAD EXIT\_CODE,20

LOAD EXIT\_CODE,46 CALL PRINTFILE LOAD EXIT\_CODE,49 CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,36 CALL PRINTFILE LOAD EXIT\_CODE,2d CALL PRINTFILE LOAD EXIT\_CODE,3e CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE RETURN PRINTFILE7\_8: LOAD EXIT\_CODE,3c CALL PRINTFILE LOAD EXIT\_CODE,2d CALL PRINTFILE LOAD EXIT\_CODE,46 CALL PRINTFILE

LOAD EXIT\_CODE,49

CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,37 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,46 CALL PRINTFILE LOAD EXIT\_CODE,49 CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,38 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE

LOAD EXIT\_CODE,30

LOAD EXIT\_CODE,20

CALL PRINTFILE

#### RETURN

PRINT\_UP\_DOWN:

# LOAD EXIT\_CODE,56 CALL PRINTFILE LOAD EXIT\_CODE,4f CALL PRINTFILE LOAD EXIT\_CODE,4c CALL PRINTFILE LOAD EXIT\_CODE,5f CALL PRINTFILE LOAD EXIT\_CODE,55 CALL PRINTFILE LOAD EXIT\_CODE,50 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE

LOAD EXIT\_CODE,20

LOAD EXIT\_CODE,56

LOAD EXIT\_CODE,4c

CALL PRINTFILE

CALL PRINTFILE LOAD EXIT\_CODE,5f CALL PRINTFILE LOAD EXIT\_CODE,44 CALL PRINTFILE LOAD EXIT\_CODE,4f CALL PRINTFILE LOAD EXIT\_CODE,57 CALL PRINTFILE LOAD EXIT\_CODE,4e CALL PRINTFILE RETURN PRINT\_RESUME: LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20

CALL PRINTFILE

CALL PRINTFILE

LOAD EXIT\_CODE,20

LOAD EXIT\_CODE,52 CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,53 CALL PRINTFILE LOAD EXIT\_CODE,55 CALL PRINTFILE LOAD EXIT\_CODE,4d CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE RETURN PRINT\_CAN\_CON: LOAD EXIT\_CODE,43 CALL PRINTFILE LOAD EXIT\_CODE,41 CALL PRINTFILE

LOAD EXIT\_CODE,4e

CALL PRINTFILE

LOAD EXIT\_CODE,43

CALL PRINTFILE

LOAD EXIT\_CODE,45

CALL PRINTFILE

LOAD EXIT\_CODE,4c

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,43

CALL PRINTFILE

LOAD EXIT\_CODE,4f

CALL PRINTFILE

LOAD EXIT\_CODE,4e

CALL PRINTFILE

LOAD EXIT\_CODE,46

CALL PRINTFILE

LOAD EXIT\_CODE,49

LOAD EXIT\_CODE,52 CALL PRINTFILE LOAD EXIT\_CODE,4d CALL PRINTFILE RETURN PRINT\_PAUSE\_SKIP: LOAD EXIT\_CODE,50 CALL PRINTFILE LOAD EXIT\_CODE,41 CALL PRINTFILE LOAD EXIT\_CODE,55 CALL PRINTFILE LOAD EXIT\_CODE,53 CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,53 CALL PRINTFILE LOAD EXIT\_CODE,4B CALL PRINTFILE LOAD EXIT\_CODE,49 CALL PRINTFILE LOAD EXIT\_CODE,50 CALL PRINTFILE RETURN PRINT\_STOP: LOAD EXIT\_CODE,53 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,54

LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,4f CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,50 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE RETURN PRINT\_WELCOME: LOAD EXIT\_CODE,20 CALL PRINTFILE

LOAD EXIT\_CODE,54

CALL PRINTFILE

LOAD EXIT\_CODE,48

CALL PRINTFILE

LOAD EXIT\_CODE,49

CALL PRINTFILE

LOAD EXIT\_CODE,53

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,57

CALL PRINTFILE

LOAD EXIT\_CODE,41

CALL PRINTFILE

LOAD EXIT\_CODE,53

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,45

CALL PRINTFILE

LOAD EXIT\_CODE,41

CALL PRINTFILE

LOAD EXIT\_CODE,53

LOAD EXIT\_CODE,59 CALL PRINTFILE LOAD EXIT\_CODE,21 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE RETURN PRINT\_MEM\_FULL: LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,20 CALL PRINTFILE LOAD EXIT\_CODE,4d CALL PRINTFILE LOAD EXIT\_CODE,45 CALL PRINTFILE LOAD EXIT\_CODE,4d CALL PRINTFILE LOAD EXIT\_CODE,4f CALL PRINTFILE LOAD EXIT\_CODE,52 CALL PRINTFILE LOAD EXIT\_CODE,59 CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,46

CALL PRINTFILE

LOAD EXIT\_CODE,55

CALL PRINTFILE

LOAD EXIT\_CODE,4c

CALL PRINTFILE

LOAD EXIT\_CODE,4c

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

LOAD EXIT\_CODE,20

CALL PRINTFILE

RETURN

### PRINTFILE:

INPUT READY\_REG, READY\_SIG

COMPARE READY\_REG, 01

JUMP NZ, PRINTFILE

OUTPUT EXIT\_CODE,EXITCODE

RETURN

# **Discussion and Conclusions**

In this section, discuss how you arrived at your major decisions (why you put X in hardware and Y in software, how you selected the memory chips you used, etc.). Discuss any aspects of your design that you would do differently if you had it all to do over again, and why. Include any and all thoughts you have on the project, how it could have been done differently or better, etc.

If we could start over again, we probably would have divided the workflow a little bit differently. The lcd module proved to be the most difficult thing to implement for us, and instead of trying to adapt an 8 bit example code, we should have implemented our own from the beginning. The biggest thing to take from this project is to learn the data sheet of a component thoroughly before trying to use it. Almost always, we were able to implement the components quickly, but not at 100%. Resolving issues only came after a thorough understanding of the system and what was expected. As it takes a few minutes to compile and run the Verilog on the FPGA, it is worth taking the time to understand what is happening on a very detailed level instead of just trying to change things and make it work.

The design of the project initially began with using one module for each component and a top level wrapper module. The ac97 module was the easiest to create, but typos kept us busy for quite a while. Integrating the memory and testing it was very straight forward, but difficult to understand. The LCD was the biggest issue because of how the example implemented the setup and write states. Eventually, we rewrote the entire lcd driver in Verilog, and fed it ascii values via a picoblaze, which was in turn was fed by another picoblaze which took the button inputs and ran them through a state machine to determine the output values and the lcd message to display.

Overall, this project was difficult because it was very hard to work together on many parts. A majority of our project was spent with one person coding while the other two were doing side tasks or trying to help troubleshoot stuff. In the future, I'd like to learn how to better debug signals, especially for the on board components, such as the lcd display and the ac97 IO stream.