

Introduction to Digital Design


Week 15: Programmable Processors and HDL

> Yao Zheng Assistant Professor University of Hawai'i at Mānoa Department of Electrical Engineering


Overview


- Programmable processors are widely used
 - Easy availability, short design time
- Basic architecture
 - Datapath with register file and ALU
 - Control unit with PC, IR, and controller
 - Memories for instructions and data
- Control unit fetches, decodes, and executes
 Three-instruction processor with machine-level programs
- Extended to six instructions
- Real processors have dozens or hundreds of instructions
- Extended to access external pins
- Modern processors are far more sophisticated
- · Hardware Description Languages (HDLs)
 - VHDL, Verilog, and SystemC are popular
 - Introduced languages mainly through examples


2





Basic Architecture Processing generally consists of: Loading some data Transforming that data Storing that data Basic datapath: Useful circuit in a programmable processor Can read/write data memory, where main data exists Has register file to hold data locally Has ALU to transform local data




















Creating a Sequence of Instructions

- Q: Create sequence of instructions to compute D[3] = D[0]+D[1]+D[2] on earlier-introduced processor
- A1: One possible sequence
- First load data memory locations into register file
 - R[3] = D[0]
 - R[4] = D[1]
 - R[2] = D[2] (Note arbitrary register locations)
- Next, perform the additions
 - R[1] = R[3] + R[4]
- R[1] = R[1] + R[2] Finally, store result
- D[3] = R[1]

- A2: Alternative sequence
- · First load D[0] and D[1] and add them
 - R[1] = D[0]
 - R[2] = D[1]
 - R[1] = R[1] + R[2]
- Next, load D[2] and add
 - R[2] = D[2]
 - R[1] = R[1] + R[2]
- · Finally, store result
- D[3] = R[1]


13

Number of Cycles

- Q: How many cycles are needed to execute six instructions using the earlier-described processor?
- A: Each instruction requires 3 cycles - 1 to fetch, 1 to decode, and 1 to execute
 - Thus, 6 instr * 3 cycles/instr = 18 cycles

14

Three-Instruction Programmable Processor Instruction Set - List of allowable instructions and their representation in memory, e.g., - Load instruction $\sqrt{0000}$ $r_3r_2r_1r_0$ $d_7d_6d_5d_4d_3d_2d_1d_0$ - Store instruction $0001 \text{ r}_3\text{r}_2\text{r}_1\text{r}_0 \text{ d}_7\text{d}_6\text{d}_5\text{d}_4\text{d}_3\text{d}_2\text{d}_1\text{d}_0$ - Add instruction +0010 ra₃ra₂ra₁ra₀ rb₃rb₂rb₁rb₀ rc₃rc₂rc₁rc₀ Desired program 0: RF[0]=D[0] 1: RF[1]=D[1] 2: RF[2]=RF[0]+RF[1] 3: D[9]=RF[2) Instruction memory 0: 0000 0000 00000000 1: 0000 0001 00000001 2: 0010 0010 0000 0001 3: 0001 0010 00001001 Instructions in 0s and 1s machine code opcode operands 15



Program for Three-Instruction Processor

- Another example program in machine code
 - Compute D[5] = D[5] + D[6] + D[7]
 - 0: 0000 0000 00000101 // RF[0] = D[5]
 - 1: 0000 0001 00000110 // RF[1] = D[6] 2: 0000 0010 00000111 // RF[2] = D[7]
 - 3: 0010 0000 0000 0001 // RF[0] = RF[0] + RF[1]
 - // which is D[5]+D[6]
 - 4: 0010 0000 0000 0010 // RF[0] = RF[0] + RF[2]
 - // now D[5]+D[6]+D[7]
 - 5: 0001 0000 00000101 // D[5] = RF[0]
 - -Load instruction 0000 r3r2r1r0 d7d6d5d4d3d2d1d0
 - $-Store \ instruction -0001 \ r3r2r1r0 \ d7d6d5d4d3d2d1d0 \\ -Add \ instruction -0010 \ ra3r2ra1ra0 \ rb3rb2rb1rb0 \ rc3rc2rc1rc0 \\ -2000 \ ra3r2ra1ra0 \ rb3rb2rb1rb0 \ rc3rc2rc1rc0 \\ -2000 \ ra3r2ra1ra0 \ rb3rb2rb1rb0 \ rc3rc2rc1rc0 \\ -2000 \ ra3rc2ra1ra0 \ rb3rb2rb1rb0 \ rc3rc2rc1rc0 \\ -2000 \ ra3rc2rc1rc0 \ rb3rb2rb1rb0 \ rc3rc2rc1rc0 \\ -2000 \ rb3rb2rb1rb0 \ rb3rb2rb1rb0 \ rb3rb2rb1rb0 \\ -2000 \ rb3rb2rb1rb0 \ rb3rb2rb1rb0 \ rb3rb2rb0 \\ -2000 \ rb3rb2rb1rb0 \ rb3rb2rb1rb0 \ rb3rb2rb1rb0 \\ -2000 \ rb3rb2rb1rb0 \ rb3rb2rb1rb0 \ rb3rb2rb1rb0 \\ -2000 \ rb3rb2rb1rb0 \ rb3rb2rb1rb0 \ rb3rb2rb1rb0 \\ -2000 \ rb3rb2rb1rb0 \ rb3rb1rb0 \ rb3rb2rb0 \ rb3rb2rb0 \\ -2000 \ rb3rb2rb0 \ rb3rb2rb0 \ rb3rb0 \ rb3rb2rb0 \ rb3rb2rb0 \ rb3rb0 \ rb3rb2rb0 \ rb3rb0 \$

17

Assembly Code

- · Machine code (0s and 1s) hard to work with
- Assembly code Uses mnemonics
 - Load instruction MOV Ra, d
 - specifies the operation RF[a]=D[d]. a must be 0,1, ..., or 15—so R0 means RF[0], R1 means RF[1], etc. d must be 0, 1, ..., 255
 - Store instruction-MOV d, Ra
 - specifies the operation D[d]=RF[a]
 - Add instruction—ADD Ra, Rb, Rc
 - specifies the operation RF[a]=RF[b]+RF[c]

Desired program 0: RF[0]=D[0] 1: RF[1]=D[1]

- 2: RF[2]=RF[0]+RF[1] 3: D[9]=RF[2]
- 0: 0000 0000 00000000 0: MOV R0 0 1: 0000 0001 00000001 2: 0010 0010 0000 0001


3: 0001 0010 00001001


1: MOV R1, 1 2: ADD R2, R0, R1 3: MOV 9, R2


machine code


18


Control-Unit and Datapath for Three-Instruction **Processor** To design the processor, we can begin with a high-level state machine description of the processor's behavior IR:=I[PC] PC:=PC+1 Fetch PC:=0 Decode 0001" op ="0010" Store Load Add RF[ra]:=D[d] D[d]:=RF[ra] RF[ra] := RF[rb]+ RF[rc]
















Program for the Six-Instruction Processor Example program – Count number of non-zero words in D[4] and D[5] Result will be either 0, 1, or 2 Put result in D[9] MOV R0. #0: // initialize result to 0 0011 0000 00000000 MOV R1, #1; // constant 1 for incrementing result 0011 0001 00000001 MOV R2, 4; // get data memory location 4 JMPZ R2, lab1; // if zero, skip next instruction 0000 0010 00000100 0101 0010 00000010 ADD R0, R0, R1; // not zero, so increment result lab1:MOV R2, 5; // get data memory location 5 0010 0000 0000 0001 0000 0010 00000101 JMPZ R2, lab2; // if zero, skip next instruction ADD R0, R0, R1; //not zero, so increment result 0101 0010 00000010 0010 0000 0000 0001 lab2:MOV 9, R0; // store result in data memory location 9 0001 0000 00001001 25











Computer-Readable Textual Language for Describing Hardware Circuits: HDLs

- · Hardware description language (HDL)
 - Intended to describe circuits textually, for a computer to read
 - Evolved starting in the 1970s and 1980s
- · Popular languages today include:
 - VHDL -Defined in 1980s by U.S. military; Ada-like language
 - Verilog -Defined in 1980s by a company; C-like language
 - SystemC –Defined in 2000s by several companies; consists of libraries in C++

31

Combinational Logic Description using Hardware 9.2 Description Languages

• Structure

- Another word for "circuit"
- An interconnection of components
- Key use of HDLs is to describe structure



Note: The term "instantiate" will be used to indicate adding a new copy of a component to a circuit


The OR component

Three instances of the OR component



32

Describing Structure in VHDL - Entity – Defines new item's name & ports (inputs/outputs) - std_logic means bit type, defined in lees library - Architecture – Describes internals, which we named "Circuit" - Declares internals, which we named "Circuit" - Declares a previously-defined components - Note "--" comment - Instantiates and connects those components - Instantiates and connects those components - Declares internal signals - Note "--" comment - Instantiates and connects those components - Declares internal signals - Note "--" comment - Instantiates and connects those components - Report (s. is and logic) - Report (s. is and logic) - Protect std_logic) - Protect std_logic)



Describing Structure in SystemC • Module defined - Declares inputs and outputs - Declares internal wires • Note "/" comment - Declares three previously-defined components - Constructor function "CTOR" • Instantiates components • Connects components • Connects components • Connects (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and to output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and to output. Agent (Agent with the size type and the output. Agent (Agent with the size type and to output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and the output. Agent (Agent with the size type and th

Combinational Behavior

Combinational behavior

- Description of desired behavior of combinational circuit without creating circuit itself
- e.g., F = c' * (h + p) can be described as equation rather than circuit
- HDLs support description of combinational behavior

36

Describing Combinational Behavior in VHDL

- Describing an OR gate's behavior
 - Entity defines input/output ports
 - Architecture
 - · Process Describes behavior
 - Process "sensitive" to x and y
 » Means behavior only executes when x changes or y changes
 - Behavior assigns a new value to output port F, computed using built-in operator "or"

```
library ieee;
use ieee.std_logic_l164.all;
entity OR2 is
port (x, y; in std_logic;
F; out std_logic
);
end oR2;
architecture behavior of OR2 is
begin
process (x, y)
begin
F <= x or y;
end behavior;
```

37

Describing Combinational Behavior in VHDL

- Describing a custom function's behavior
 - Desired function: f = c'*(h+p)
 - Entity defines input/output ports (not shown)
 - Architecture
 - Process
 - Sensitive to c, h, and p
 - Assigns a new value to output port f, computed using built-in operators "not", "and", and "or"

architecture beh of DoorOpener is
begin
process(c, h, p)
begin
f <= not(c) and (h or p);
end process;
end beh;</pre>

38

Describing Combinational Behavior in Verilog

- Describing an OR gate's behavior
 - Module declares input/output ports
 - Also indicates that F is "req"
 - · Means F stores value
 - By default, ports are wires, having no storage
 - "always" procedure executes statement block when change occurs on x or on y
 - "Sensitive" to x and y
 - Assigns value to F, computed using built-in OR operator "|"

module OR2(x,y,F);
input x, y;
output F;
reg F;

always @(x or y)
begin
 F <= x | y;
end
endmodule</pre>

39

Describing Combinational Behavior in Verilog

- Describing a custom function's behavior
 - Desired function: f = c'*(h+p)
 - Module defines input/output ports
 - · Output f defined as "reg"
 - "always" procedure sensitive to inputs
 - Assigns value to f, computed using built-in operators for NOT (~), AND (&), and OR (|)

module DoorOpener(c,h,p,f);
input c, h, p;
output f;
reg f;
always @(c or h or p)
begin
f <= (-c) & (h | p);
end
endmodule</pre>

40

Describing Combinational Behavior in SystemC

- Describing an OR gate's behavior
 - Module declares input/output
 - Constructor (CTOR)
 - Indicates module described by a
 - method (procedure) "comblogic"
 - Sensitive to x and y
 - Method "comblogic" assigns F a new value using built-in OR operator "|"
 - Reading input port done using .read() function defined for input port type; likewise, writing done using .write() function

```
#include "systemc.h"
SC_MODULE(GR2)
{
    sc_in<sc_logic>x, y;
    sc_out<sc_logic>F;


SC_CTOR(GR2)
{
    {SC_METHOD(comblogic);
        sensitive << x << y;
    }
    void comblogic()
    {
        F.write(x.read() | y.read());
    }
};</pre>
```


41


Describing Combinational Behavior in SystemC


- Describing a custom function's behavior
 - Desired function: f = c'*(h+p)
 - Module defines input/output ports
 - Constructor
 - Indicates module described by a method (procedure) "comblogic"
 - Sensitive to c, h, and p
 - "comblogic" method
 - Assigns value to f, computed using built-in operators for NOT (~), AND (&), and OR (|)

42









Sequential Logic Description using Hardware Description Languages Will consider description of three sequential components Registers Oscillators Controllers

```
Describing a 4-bit Register in VHDL
   Entity
      - 4 data inputs, 4 data outputs, and a
         clock input
                                                         library ieee;
use ieee.std_logic_1164.all;
         Use std_logic_vector for 4-bit data

    I: in std_logic_vector(3 downto 0)
    I <= "1000" would assign I(3)=1,
                                                         I(2)=0, I(1)=0, I(0)=0

    Architecture

    Process sensitive to clock input

                                                         architecture behavior of Reg4 is
                                                        begin
process(clk)
begin
if (clk='l' and clk'event) ther
Q <= 1;
end if;
end if;
end behavlor;
           · First statement detects if change on
              clock was a rising edge
           · If clock change was rising edge.
               sets output Q to input I

    Ports are signals, and signals store

              values – thus, output retains new value until set to another value
```

Describing a 4-bit Register in Verilog

- Module
 - 4 data inputs, 4 data outputs, and a clock input
 - Define data inputs/outputs as vectors
 - input [3:0] I
 - I<=4'b1000 assigns I[3]=1, I[2]=0, I[1]=0, I[0]=0
 - · Output defined as register to store value
 - "always" procedure sensitive to positive (rising) edge of clock
 - · Sets output Q to input I

```
dule Reg4(I, Q, clk);
input [3:0] I;
input clk;
output [3:0] Q;
reg [3:0] Q;
always @(posedge clk)
begin
  Q <= I;</pre>
```

49

Describing a 4-bit Register in SystemC

- Module
 - 4 data inputs, 4 data outputs, and a clock input
 - Define data inputs/outputs as vectors
 - sc_in<sc_lv<4> > I;
 - I<="1000" assigns I[3]=1, I[2]=0, I[1]=0, I[0]=0
 - Constructor calls seq_logic method, sensitive to positive (rising) edge of clock
 - seq_logic writes output Q with input I
 - Output port is signal, and signal has storage, thus output retains value

SC_MODULE(Reg4) SC_CTOR(Reg4) void seq_logic() Q.write(I.read());

Describing an Oscillator in VHDL

- Entity
 - Defines clock output
- · Architecture
 - - Has no sensitivity list, so executes non-stop as infinite loop
 - · Sets clock to 0, waits 10 ns, sets clock to 1, waits 10 ns, repeats

```
library ieee;
use ieee.std_logic_1164.all;
entity Osc is
   port ( clk: out std_logic );
end Osc:
 architecture behavior of Osc is
    egin
process
begin
clk <= '0';
wait for 10 ns;
clk <= '1';
wait for 10 ns;
end process;
nd behavior;
```

51

53

Describing an Oscillator in Verilog

- Module
 - Has one output, clk
 - · Declare as "reg" to hold value
 - "always" procedure
 - · Has no sensitivity list, so executes non-stop as infinite
 - · Sets clock to 0, waits for 10 ns, sets clock to 1, waits for 10 ns,

odule Osc(clk); output clk; reg clk; always begin egin clk <= 0; #10; clk <= 1; #10;


52


Describing an Oscillator in SystemC

- Module
 - Has one output, clk
 - Constructor creates single thread
 - · Thread consists of infinite loop - while (true) {
 - · Sets clock to 0, waits 10 ns, sets clock to 1, waits 10 ns,

```
SC_MODULE(Osc)
  sc_out<sc_logic> clk;
   SC_CTOR(Osc)
      SC_THREAD(seq_logic);
   void seq_logic()
     while(true) {
  clk.write(SC_LOGIC_0);
  wait(10, SC_NS);
  clk.write(SC_LOGIC_1);
  wait(10, SC_NS);
}
```

library ieee; use ieee.std_logic_1164.all Describing a Controller in entity LaserTimer is port (b: im std_logic; x: out std_logic; clk, rst: im std logic **VHDL**); end LaserTimer; architecture behavior of LaserTimer is type statetype is (S_Off, S_On1, S_On2, S_On3); signal currentstate, nextstate: statetype; Off Db' s1 1 s0 On2 if (rst='1') then -- intial state currentstate <= S_Off; elsif (clk='1' and clk'event) the currentstate <= nextstate;</pre> FSM behavior captured using architecture end if; end process: with 2 processes - First process models state register mblogic: proc se currentstate is when S_Off => x <= "0"; -- laser off if (b="0") then nextstate <= S_Off; Asynchronous reset sets state to "S_Off" Rising clock edge sets currentstate to nextstate It (0-0) It (0-Second process models combinational logic • Sensitive to currentstate and FSM inputs Sets FSM outputs based on currentstate Sets nextstate based on currentstate and present FSM input values - Note declaration of new type, statetype





Datapath Component Description using
Hardware Description Languages

• Will consider description of three datapath components

- Full-adders

- Carry-ripple adders

- Up-counter

Describing a Full-Adder in VHDL Entity s = a xor b xor ci - Declares inputs/outputs · Architecture library ieee; use ieee.std_logic_1164.all; - Described behaviorally (could have been described structurally) entity FullAdder is
 port (a, b, ci: in std_logic;
 s, co: out std_logic); end FullAdder; - Process sensitive to architecture behavior of FullAdder is inputs gin
process (a, b, ci)
begin
s <= a xor b xor ci;
co <= (b and ci) or (a and ci) or (a and b); - Computes expressions, sets outputs


Describing a Full-Adder in Verilog


• Module


Descines inputs/outputs
Described behaviorally (could have been described structurally)


"always" procedure
Sensitive to inputs
Octoprotes expressions, sets outputs


"always" (and or b or ci)






















PTL Design using Hardware Description Languages Will consider two forms of RTL descriptions High-level state machine Controller and datapath
































Summary

- Programmable processors are widely used

 Easy availability, short design time
- Basic architecture
 - Datapath with register file and ALU
- Control unit with PC, IR, and controller
- Memories for instructions and data
- Control unit fetches, decodes, and executes Three-instruction processor with machine-level programs

 – Extended to six instructions
- Real processors have dozens or hundreds of instructions
- Extended to access external pins
- Modern processors are far more sophisticated
- · Hardware Description Languages (HDLs)

 - VHDL, Verilog, and SystemC are popular
 Introduced languages mainly through examples