## SYSC 4507 Assignment 4

## Jessica Morris 100882290

## April 4th, 2017

- 1. The program takes 50 cycles to fully execute. See execution tables on the pages after this one. (Assumptions made: If a branch's IP change is in the range of instructions that are loaded into dispatch, then the next instruction is pushed to the front of the dispatch queue; branches are not evaluated until the writeback stage; and finally, the program finishes execution when the IP is set to the address of label ""all\_done"")
- 2. (a) 0 execution units are busy for 27 cycles out of 50.
  - (b) 1 MEM units are busy for 4 cycles out of 50.
  - (c) 1 ALU units are busy for 15 cycles out of 50.
  - (d) 2 ALU units are busy for 4 cycles out of 50.
  - (e) As concluded in the previous assignment, this binary search program does not lend itself easily to parallelization. Since this program's branches are not predicted intelligently, and about half of the instructions depend on the results from previous instructions, the processor must frequently stall to execute instructions in single file. I would expect most searching and sorting algorithms, which rely heavily on branches, would have roughly the same performance (i.e. about 50% of clock cycles have no busy execution units).
- 3. Using a hyper-threaded processor would add one to the total number of clock cycles this program would take to execute. There are four cycles in the entire program where one thread will have to monopolize the ALU units, stalling the other by one cycle. However, in each instance of this, there are 0 execution units busy in the cycles immediately preceding and proceeding those cycles. One thread will have to stall by one cycle when they hit cycle 4; however, once one thread has fallen behind by one clock cycle, no other stalling will occur, as there wouldn't be another situation where both threads need more than one ALU/MEM unit at the same time.

Cycle	FI	DEC	DIS	EX	WB	Notes
1	MOV R8,#-1			-		0 exec units busy
	CMP R5,0			1		
	BLT all_done					
				!		
2	MOV 6,#0	MOV R8,#-1				0 exec units busy
	SUB R5,R5,#1	CMP R5,0		1		
	CMP R5,R6	BLT all_done				
3	BLT all_done	MOV 6,#0	MOV R8,#-1			0 exec units busy
	ADD R7,R6,R5	SUB R5,R5,#1	CMP R5,0	1		
	LSR R7,R7,#1	CMP R5,R6	BLT all_done			
4	LDR R9,[R4,R7]	BLT all_done	BLT all_done			2 ALU units busy
	CMP R9,R3	ADD R7,R6,R5	MOV R6,#0	1		
	BLT adjust_min	LSR R7,R7,#1	SUB R5,R5,#1	MOV R8,#-1		
			CMP R5,R6	CMP R5,0		
5	BLT adjust_min	LSR R7,R7,#1	BLT all_done		MOV R8,#-1	0 exec units busy
	BGT adjust_max	LDR R9,[R4,R7]	MOV R6,#0		CMP R5,0	
	MOV R8,R7	CMP R9,R3	SUB R5,R5,#1			
			CMP R5,R6			
			BLT all_done			
			ADD R7,R6,R5			
6	BGT adjust_max	LDR R9,[R4,R7]	MOV R6,#0			1 ALU unit busy
	MOV R8,R7	CMP R9,R3	SUB R5,R5,#1	1		
	B all_done	BLT adjust_min	CMP R5,R6	BLT all_done		
			BLT all_done			
			ADD R7,R6,R5			
			LSR R7,R7,#1			

Cycle	FI	DEC	DIS	EX	WB	Notes
7	BGT adjust_max	LDR R9,[R4,R7]	MOV R6,#0		BLT all_done	Branch not taken
	MOV R8,R7	CMP R9,R3	SUB R5,R5,#1			0 exec units busy
	B all_done	BLT adjust_min	CMP R5,R6			
			BLT all_done			
			ADD R7,R6,R5			
			LSR R7,R7,#1			
8	B all_done	BLT adjust_min	CMP R5,R6			2 ALU units busy
	ADD R6,R7,#1	BGT adjust_max	BLT all_done			
	B test_while	MOV R8,R7	ADD R7,R6,R5	MOV R6,#0		
			LSR R7,R7,#1	SUB R5,R5,#1		
			LDR R9,[R4,R7]			
			CMP R9,R3			
9	ADD R6,R7,#1	BGT adjust_max	BLT all_done		MOV R6,#0	0 exec units busy
	B test_while	MOV R8,R7	ADD R7,R6,R5		SUB R5,R5,#1	
	SUB R5,R7,#1	B all_done	LSR R7,R7,#1			
			LDR R9,[R4,R7]			
			CMP R9,R3			
			BLT adjust_min			
10	ADD R6,R7,#1	BGT adjust_max	BLT all_done			1 ALU unit busy
	B test_while	MOV R8,R7	ADD R7,R6,R5			
	SUB R5,R7,#1	B all_done	LSR R7,R7,#1	CMP R5,R6		
			LDR R9,[R4,R7]			
			CMP R9,R3			
			BLT adjust_min			
11	ADD R6,R7,#1	BGT adjust_max	BLT all_done		CMP R5,R6	0 exec units busy
	B test_while	MOV R8,R7	ADD R7,R6,R5	1		
	SUB R5,R7,#1	B all_done	LSR R7,R7,#1			
			LDR R9,[R4,R7]			
			CMP R9,R3			
			BLT adjust_min			
12	B test_while	MOV R8,R7	ADD R7,R6,R5			1 ALU unit busy
	SUB R5,R7,#1	B all_done	LSR R7,R7,#1	1		
	B test_while	ADD R6,R7,#1	LDR R9,[R4,R7]	BLT all_done		
			CMP R9,R3			
			BLT adjust_min			
			BGT adjust_max			

EX

LDR R9,[R4,R7]

WB

Notes

1 MEM unit busy

DEC

B test\_while

SUB R5,R7,#1

B test\_while

Cycle

19

FI

DIS

CMP R9,R3

BLT adjust\_min

BGT adjust\_max MOV R8,R7

ADD R6,R7,#1 B test\_while SUB R5,R7,#1

Cycle	FI	DEC	DIS	EX	WB	Notes
25	1.1	DEC	MOV R8,R7	LA	W D	1 ALU unit busy
20			B all_done	1		1 ALC unit busy
			ADD R6,R7,#1	BGT adjust_max		
			B test_while	DG1 adjust_max		
			SUB R5,R7,#1			
			B test_while	1		
					D.C. II	
26			MOV R8,R7	1	BGT adjust_max	Branch taken
			B all_done			0 exec units busy
			ADD R6,R7,#1			Branch is in dispatch range
			B test_while			
			SUB R5,R7,#1			
			B test_while			
27						2 ALU units busy
				SUB R5,R7,#1		
				B test_while		
28					SUB R5,R7,#1	0 exec units busy
				ı	B test_while	IP updated
						Fetch new instructions
				i		
29	CMP R5,R6					0 exec units busy
	BLT all_done			1		o circo arrivo s'asy
	ADD R7,R6,R5					
	1122 101,100,100					
30	LSR R7,R7,#1	CMP R5,R6				0 exec units busy
30	LSR R1,R1,#1 LDR R9,[R4,R7]	BLT all_done		1	-	o exec units busy
	CMP R9,R3	ADD R7,R6,R5			-	
	OME N9,NO	ADD 11,10,13				

Cycle	FI	DEC	DIS	E	ΣX	WB	Notes
37	SUB R5,R7,#1	B all_done	LSR R7,R7,#1		1	ADD R7,R6,R5	0 exec units busy
	B test_while	ADD R6,R7,#1	LDR R9,[R4,R7]		1		
		B test_while	CMP R9,R3				
			BLT adjust_min				
			BGT adjust_max				
			MOV R8,R7				
38	B test_while	ADD R6,R7,#1	LDR R9,[R4,R7]		1		1 ALU unit busy
		B test_while	CMP R9,R3		1		
		SUB R5,R7,#1	BLT adjust_min	LSR R7,R7,#1			
			BGT adjust_max				
			MOV R8,R7				
			B all_done				
39	B test_while	ADD R6,R7,#1	LDR R9,[R4,R7]		1	LSR R7,R7,#1	0 exec units busy
		B test_while	CMP R9,R3		1		
		SUB R5,R7,#1	BLT adjust_min				
			BGT adjust_max				
			MOV R8,R7				
			B all_done				
40		B test_while	CMP R9,R3	LDR R9,[R4,R7]	1		1 MEM unit busy
		SUB R5,R7,#1	BLT adjust_min		1		
		B test_while	BGT adjust_max				
			MOV R8,R7				
			B all_done				
			ADD R6,R7,#1				
41		B test_while	CMP R9,R3		LDR R9,[R4,R7]		1 MEM unit busy
		SUB R5,R7,#1	BLT adjust_min		1		
		B test_while	BGT adjust_max				
			MOV R8,R7				
			B all_done				
			ADD R6,R7,#1				
42		B test_while	CMP R9,R3		1	LDR R9,[R4,R7]	0 exec units busy
		SUB R5,R7,#1	BLT adjust_min		1		
		B test_while	BGT adjust_max				
			MOV R8,R7				
			B all_done				
			ADD R6,R7,#1				

Cycle	FI	DEC	DIS	EX		WB	Notes
49			ADD R6,R7,#1		l		2 ALU units busy
			B test_while		l		
			SUB R5,R7,#1	MOV R8,R7			
			B test_while	B all_done			
					i		
50			ADD R6,R7,#1		l	MOV R8,R7	Branch taken
			B test_while		I	B all_done	0 exec units busy
			SUB R5,R7,#1				Program done
			B test_while				