



MAPUA University

School of Electrical, Electronics and Computer Engineering



INTRODUCTION TO HDL

PROJECT DOCUMENTATION

Moleno, Jethro P.

CPE114L / E01

Engr. Meo Vincent Caya

I. Problem Statement

Initially, the FSM is in IDLE state. If there is a vehicle coming detected by the front sensor, FSM is switched to WAIT_FOR_PASSWORD state. The car will input the password in this state; if the password is correct, the gate is opened to let the car get in the car park and FSM turns to ACCEPT_PASS state; a Green LED will be blinking. Otherwise, FSM turns to DENIED_PASS state; a Red LED will be blinking, and it requires the car to enter the password again until the password is correct. When the current car gets into the car park detected by the back sensor and there is the next car coming, the FSM is switched to STOP state and the Red LED will be blinking so that the next car will be noticed to stop and enter the password. After the car passes the gate and gets into the car park, the FSM returns to IDLE state.

- Please provide the FSM model using Mealy or Moore.
- Create a program module in Verilog with corresponding testbench
- The password corresponds to a 4-digit number.
- Include a counter on how many cars already enter the Car parking system

The car parking system is shown in the following figure. There is a front sensor to detect vehicles going to the gate of the car parking system. Another back sensor is to detect if the coming vehicle passed the gate and getting into the car park.

II. State Table

Inputs:

Fs = front sensor

Bs = back sensor

P4 = 4th digit in password P3 = 3rd digit in password P2 = 2nd digit in password P1 = 1st digit in password

True password: 1234 (0001001000110100)

Wrong password: 0000 (0000000000000000)

Parameters:

carCount = set to 15 maximum cars in parking system

Present State	Input						Output		Next State
	Fs	Bs	P4	P3	P2	P1	gLED	rLED	
IDLE	1	0	0000	0000	0000	0000	0	0	WAIT_FOR_PASSWORD
WAIT_FOR_PASSWORD	1	0	0000	0000	0000	0000	0	1	DENIED_PASS
WAIT_FOR_PASSWORD	1	0	0001	0010	0011	0100	1	0	ACCEPT_PASS
ACCEPT_PASS	1	0	0000	0000	0000	0000	1	0	ACCEPT_PASS
ACCEPT_PASS	0	1	0001	0010	0011	0100	0	0	IDLE
ACCEPT_PASS	1	1	0001	0010	0011	0100	0	1	STOP
DENIED_PASS	1	0	0000	0000	0000	0000	0	1	DENIED_PASS
DENIED_PASS	1	0	0001	0010	0011	0100	1	0	ACCEPT_PASS
STOP	1	0	0000	0000	0000	0000	0	1	STOP
STOP	1	0	0001	0010	0011	0100	1	0	ACCEPT_PASS

Table 1 Car Parking System State Table

II. Mealy Model




Figure 1 Mealy Model for Car Parking System

III. Testbench Stimulus

1. Car 1 enters the parking.
2. Car 1 enters the right password.
3. Car 1 parks.
4. Car 2 enters the parking
5. Car 2 enters right password.
6. Car 2 parks and Car 3 enters simultaneously.
7. Car 3 enters wrong password.
8. Car 3 enters right password.
9. Car 3 parks.
10. Car 4 enters the parking.
11. Car 4 enters the right password.
12. Car 4 parks.

IV. Verilog Code

Car Parking System Verilog Code

```
1  `timescale 1ns / 1ps
2  module car_parking_system(Fs, Bs, P4, P3, P2, P1, clk, reset, gLED, rLED, carCount);
3      // Inputs
4      input Fs; //front sensor
5      input Bs; //back sensor
6      input [3:0] P4, P3, P2, P1; // 4-digit password
7      input clk; //clock
8      input reset; //reset
9      output wire gLED, rLED; //green LED & red LED
10     output reg [3:0] carCount;
11     //states
12     parameter IDLE = 3'b000;
13     parameter WAIT_FOR_PASSWORD = 3'b001;
14     parameter DENIED_PASS = 3'b010;
15     parameter ACCEPT_PASS = 3'b011;
16     parameter STOP = 3'b100;
17
18     //registers
19     reg [2:0] currState, nextState;
20     reg gLamp, rLamp;
21
22     //current State -> next State
23     always @(posedge clk or negedge reset)
24     begin
25         if(~reset)
26         begin
27             currState = IDLE;
28             carCount = 4'b0000;
29         end
30         else
31             currState = nextState;
32     end
33
34     //car counter
35     always @(posedge Bs)
36     begin
37         carCount = carCount + 1;
38     end
39
40     //next state
41     always @(*)
42     begin
43         case(currState)
44             IDLE: begin
45                 if(Fs == 1)
46                 begin
47                     nextState = WAIT_FOR_PASSWORD;
48                 end
49                 else
50                     nextState = IDLE;
51             end
52             WAIT_FOR_PASSWORD: begin
53                 if(countWait <= 3)
54                     nextState = WAIT_FOR_PASSWORD;
55                 else
56                 begin
57                     if((P4 == 4'b0001) && (P3 == 4'b0010) && (P2 == 4'b0011) && (P1 == 4'b0100))
58                         nextState = ACCEPT_PASS;
```

```

59         else
60             nextState = DENIED_PASS;
61         end
62     end
63     DENIED_PASS: begin
64         if((P4 == 4'b0001)&&(P3 == 4'b0010)&&(P2 == 4'b0011)&&(P1 == 4'b0100))
65             nextState = ACCEPT_PASS;
66         else
67             nextState = DENIED_PASS;
68         end
69     ACCEPT_PASS: begin
70         if(Fs == 1 && Bs == 1)
71             nextState = STOP;
72         else if (Bs == 1)
73             begin
74                 nextState = IDLE;
75             end
76         else if((P4 == 4'b0001)&&(P3 == 4'b0010)&&(P2 == 4'b0011)&&(P1 == 4'b0100))
77             nextState = ACCEPT_PASS;
78         else
79             nextState = DENIED_PASS;
80         end
81     STOP: begin
82         if((P4 == 4'b0001)&&(P3 == 4'b0010)&&(P2 == 4'b0011)&&(P1 == 4'b0100))
83             nextState = ACCEPT_PASS;
84         else
85             nextState = STOP;
86         end
87     default: nextState = IDLE;
88 endcase
89 end
90
91 //LED status dependent on the current state
92 always @(posedge clk)
93 begin
94     case(currState)
95     IDLE: begin
96         gLamp = 1'b0;
97         rLamp = 1'b0;
98     end
99     WAIT_FOR_PASSWORD: begin
100         gLamp = 1'b0;
101         rLamp = 1'b1;
102     end
103     DENIED_PASS: begin
104         gLamp = 1'b0;
105         rLamp = ~rLamp;
106     end
107     ACCEPT_PASS: begin
108         gLamp = ~gLamp;
109         rLamp = 1'b0;
110     end
111     STOP: begin
112         gLamp = 1'b0;
113         rLamp = ~rLamp;
114     end
115     endcase
116 end
117 assign gLED = gLamp;
118 assign rLED = rLamp;
119
120 endmodule

```

Car Parking System Testbench Code

```
1 `timescale 1ns / 1ps
2 module test_carparkingsystem;
3     //inputs
4     reg Fs;
5     reg Bs;
6     reg [3:0] P4, P3, P2, P1;
7     reg clk;
8     reg reset;
9     wire gLED, rLED;
10    wire [3:0] carCount;
11
12
13    car_parking_system uut(.Fs(Fs), .Bs(Bs), .P4(P4), .P3(P3), .P2(P2), .P1(P1), .clk(clk), .reset(reset), .gLED(gLED),
14
15    //initialize clock
16    initial begin
17        clk = 0;
18        forever #10 clk = ~clk;
19    end
20
21    //initialize variables
22    initial begin
23        reset = 0;
24        Fs = 0;
25        Bs = 0;
26        P4 = 0;
27        P3 = 0;
28        P2 = 0;
29        P1 = 0;
30        #100;
31
32        //stimulus
33        reset = 1; #20;
34        //car 1 enter
35        Fs = 1; #100;
36        P4 = 4'b0001; P3 = 4'b0010; P2 = 4'b0011; P1 = 4'b0100; #100;
37        Fs = 0; Bs = 1; #100;
38        //car 1 park
39        Bs = 0; #100;
40        //car 2 enter
41        Fs = 1; #100;
42        //car 2 inputs password
43        P4 = 4'b0001; P3 = 4'b0010; P2 = 4'b0011; P1 = 4'b0100; #100;
44        //car2 park, car 3 triggered front sensor
45        Bs = 1; Fs = 1; #100;
46        Bs = 0; #100;
47        //car3 input pass
48        P4 = 4'b0000; P3 = 4'b0010; P2 = 4'b0000; P1 = 4'b0100; #100;
49        P4 = 4'b0001; P3 = 4'b0010; P2 = 4'b0011; P1 = 4'b0100; #100;
50        Fs = 0; #100;
51        Bs = 1; #100;
52        //car3 park
53        Bs = 0; #100;
54        //car 4 enter
55        Fs = 1; #100;
56        P4 = 4'b0001; P3 = 4'b0010; P2 = 4'b0011; P1 = 4'b0100; #100;
57        Bs = 1; #100;
58        //car 4 park
59        Fs = 0; #100;
60        Bs = 0; #100;
61        end
62    endmodule
63
```

V. Output Waveform




Figure 2 Output Waveform for both Car Parking system and its Testbench