

# PL-2501 Hi-Speed USB Host-to-Host Bridge/Network Controller Product Datasheet

Document Revision: 1.3

Document Release: June 11, 2007

## Prolific Technology Inc.

7F, No. 48, Sec. 3, Nan Kang Rd. Nan Kang, Taipei 115, Taiwan, R.O.C.

Tel: 886-2-2654-6363 Fax: 886-2-2654-6161

Email: <a href="mailto:sales@prolific.com.tw">sales@prolific.com.tw</a>
URL: <a href="mailto:http://www.prolific.com.tw">http://www.prolific.com.tw</a>







#### **Disclaimer**

All the information in this document is subject to change without prior notice. Prolific Technology Inc. does not make any representations or any warranties (implied or otherwise) regarding the accuracy and completeness of this document and shall in no event be liable for any loss of profit or any other commercial damage, including but not limited to special, incidental, consequential, or other damages.

#### **Trademarks**

The Prolific logo is a registered trademark of Prolific Technology Inc. All brand names and product names used in this document are trademarks or registered trademarks of their respective holders.

## Copyrights

Copyright © 2007 Prolific Technology Inc. All rights reserved.

No part of this document may be reproduced or transmitted in any form by any means without the express written permission of Prolific Technology Inc.



## **Revision History**

Revision	Description	Date
1.3	Added Ordering Information section (for Chip Rev C).	June 11, 2007
1.2	Modify Package Outline Diagram.	June 6, 2007
	Add USB-IF and WHQL Logo information.	
	<ul><li>Add Chip Revision History section (Chip Revision C)</li></ul>	
1.1	Modify Table 4-1 (Configurations for Different Operation Modes) to set PL-2501 as default mode.	February 2003
1.0	Add DC Characteristics – Release to Customers	November 2002
0.9	Initial Release – PL2501 Hi-Speed USB 2.0 Host-to-Host Network Bridge Controller	October 2002



## **Table of Contents**

1.0	INTRODUCTION	6
2.0	FEATURES	6
3.0	FUNCTIONAL BLOCK	7
	3.1 Block Diagram	7
	3.2 Block Description	8
4.0	SYSTEM DESCRIPTION	9
	4.1 Operation Modes	9
5.0	PIN ASSIGNMENT AND DESCRIPTION	10
	5.1 Pin Assignment and Description of PL-2501 LQFP100	10
	5.2 Pin Assignment and Description of PL-2501 LQFP64	.11
6.0	DC CHARACTERISTICS	15
	6.1 Absolute Maximum Ratings	15
	6.2 Recommended Operating Conditions	15
	6.3 Leakage Current and Capacitance <sup>(3)</sup>	15
	6.4 DC Characteristics of 2.5V Programmable I/O Cells	16
	6.5 DC Characteristics of 3.3V Programmable I/O Cells	16
7.0	ORDERING INFORMATION	16
8.0	OUTLINE DIAGRAM	17
	8.1 LQFP100 Package	17
	8.2 LQFP64 Package	18
a n	CHIP REVISION HISTORY	10



## **List of Figures**

Figure 3-1 Block Diagram	7
Figure 3-2 FIFO Structure	7
Figure 5-1 Pin Assignment of PL-2501 LQFP100	10
Figure 5-2 Pin Assignment of PL-2501 LQFP64	11
Figure 8-1 Outline Diagram of PL-2501 LQFP100	17
Figure 8-2 Outline Diagram of PL-2501 LQFP64	18
<u>List of Tables</u>	
Table 4-1 Configurations for Different Operation Modes	9
Table 5-1 USB2.0 Phy_A related pins	12
Table 5-2 USB2.0 Phy_B related pins	12
Table 5-3 Internal 8032 MCU related pins	13
Table 5-4 System Pins	13
Table 6-1 Absolute Maximum Ratings	15
Table 6-2 Recommended Operating Conditions	15
Table 6-3 Leakage Current and Capacitance	15
Table 6-4 DC Characteristics of 2.5V Programmable I/O Cells	16
Table 6-4 DC Characteristics of 3.3V Programmable I/O Cells	16
Table 7-1 Ordering Information	16
Table 9-1 Chip Revision History	19



#### 1.0 Introduction

The PL-2501 is a single chip Hi-Speed USB Host-to-Host Bridge Controller. With PL-2501 embedded cable, users can quickly transfer large amount and large size of files directly from one PC to another. Also it's useful for computer data backup/restore, synchronization or file sharing. Additionally, the chip enables two or more Hi-Speed USB or USB1.1 equipped PCs to connect to each other using USB ports as a network. Since Hi-Speed USB extends the speed up to 480 Mbps – 40 times more than previous USB, the network constructed by PL-2501 has data rates almost 5 times faster than a conventional 100BT Ethernet network. Implemented with remote NDIS, users can easily build up this network at a turbo speed without the troubled installation of drivers and add-on network interface cards.

#### 2.0 Features

- > Transfer data and share resources between two PCs via USB port
- Full compliance with the Universal Serial Bus Specification Version 1.1 and 2.0
- Supports USB Full/High Speed Control/Interrupt/Bulk Endpoints Transfer
- > Supports Suspend, Resume and Remote wake-up power management features
- Embedded Turbo 8032 MCU
- Dual data buffer supporting two-way data transfer
- On-chip USB2.0 UTMI transceiver
- Supports external serial EEPROM to customize vender/product related information
- Supports LED indicator for connection and transfer status
- > Bus powered from either USB port
- > Suitable for mobile PC environment
- ➤ No glue logic needed can be embedded in small spaces
- ➤ 64/100 Pins LQFP packages
- 2.5V operation voltage
- ➤ <u>USB-IF Hi-Speed Logo Certified (TID No. 40000102)</u>
- Windows XP Logo Certified



## 3.0 Functional Block

#### 3.1 Block Diagram




Figure 3-1 Block Diagram




Figure 3-2 FIFO Structure



#### 3.2 Block Description

#### 3.2.1 USB Engine

➤ USB2.0 PHY. (UTMI)

Transfer signals between serial D+/D- and parallel 16-bit data.

Backend SIE

Handle for CRC and Chirp

Logic Device

Decode endpoints and control configuration registers

#### 3.2.2 Core Controller

Bulk FIFOs

Provide bi-directional buffers for Bulk Endpoint Transfer

➤ BMU

Data flow control for Control/Interrupt/Bulk Transfers, included Control/Interrupt Endpoints FIFOs.

➤ MCU I/F

This is responsible for accessing internal Data RAM and communicating between Core Controller and Turbo 8032 MCU.

Power Management

Service for Suspend / Wakeup / RemoteWakeup and Turbo 8032 MCU clock switch.

#### 3.2.3 Embedded CPU

> MCU Turbo 8032

Program ROM
 Data RAM
 Size is 12Kx8 for default Program
 Size is 64-Byte for extra usage

#### 3.2.4 Miscellaneous

POR Power On Reset moduleREG Regulator 3.3/2.5 V



### 4.0 System Description

With a link cable embedded with the PL-2501 circuit board, users can easily transfer large amount and size of files directly from one PC to another without having to transfer the files to an intermediary data storage. The PL-2501 is also useful for computer data backup/restore, synchronization or file sharing. This chip solution is especially suitable for those who need bulk data transfer between one notebook PC and desktop PC. The PL-2501 also includes two 2K-byte FIFO (4 pages of USB 2.0 Bulk Endpoint max. package size - 512 bytes) for bi-directional Bulk transfer to achieve the highest throughput of USB 2.0 Hi-Speed bandwidth.

#### 4.1 Operation Modes

There are 4 different operation modes for the PL-2501:

#### 2301 mode (PL-2301 compatible mode):

This is suitable for customers who still want to use the PL-2301 driver and PClinq USB-to-USB data transfer AP while running at a higher data transfer rate (12Mb/s to 480Mb/s).

#### 2302 mode for NDIS networking:

This is suitable for customers who still want to use the PL-2302 network (NDIS) driver and AP while running at a higher data transfer rate (12Mb/s to 480Mb/s).

#### 2501 mode (not compatible with PL-2301):

This mode uses the new PL-2501 user-friendly AP (Pclinq2) interface and advanced protocol. Users can gain the benefits of higher bandwidth and data transfer rate than PL-2301.

#### 2502 mode for Remote NDIS networking:

Fully compliant to Remote NDIS Specification, users can communicate two PCs just by plug & play two USB ports. There is no need to install drivers, add-in network card and setup tedious network environment. Users can share programs, files, and peripheral equipment easily.

The operation modes are dependent on the configuration of pin P1[0] and P1[1] as follows:

Mode P1[1] P1[0] Description 2301 0 1 Support PL2301 AP & Driver 2302 1 0 Support PL2302 NDIS 2501 1 1 Support PL2501 AP & Driver 0 2502 0 Support PL2502 Remote NDIS

**Table 4-1 Configurations for Different Operation Modes** 



## 5.0 Pin Assignment and Description

#### 5.1 Pin Assignment and Description of PL-2501 LQFP100




Figure 5-1 Pin Assignment of PL-2501 LQFP100



### 5.2 Pin Assignment and Description of PL-2501 LQFP64




Figure 5-2 Pin Assignment of PL-2501 LQFP64



The following table describes each pin:

I – Input signal O – Output signal I/O – Bi-directional signal

P - Power/Ground N - No connect

#### Table 5-1 USB2.0 Phy\_A related pins

Name	Pin No	Pin No	Type	Description	
	(100)	(64)			
XSCI_A	69	42	I	Clock in or CMOS oscillator input.	
XSCO_A	70	43	0	CMOS oscillator output.	
RREF_A	73	46	Α	PLL Reference level	
DP_A	75	48	I/O	High speed DPLUS signal	
DN_A	74	47	I/O	High speed DMINUS signal	
RPU_A	77	51	Α	1.5 K ohm Pull-up resistor	
DPRS_A	79	53	I/O	Full speed DPLUS signal	
DMRS_A	78	52	I/O	Full speed DMINUS signal	
VCCK	67	40	Р	Digital Power 2.5v	
GNDK	68	41	Р	Digital Ground	
AVCC1_A,	71,	44,	Р	Analog Power 3.3v for on-chip PHY	
AVCC2_A,	80,	54,			
AVCC3_A	82	56			
AGND1_A,	72,	45,	Р	Analog Ground for on-chip USB PHY.	
AGND2_A,	76,	40,			
AGND3_A	81	55			

#### Table 5-2 USB2.0 Phy\_B related pins

Name	Pin No	Pin No	Type Description	
	(100)	(64)		
XSCI_B	19	10	I	Clock in or CMOS oscillator input.
XSCO_B	20	11	0	CMOS oscillator output.
RREF_B	23	14	Α	PLL Reference level
DP_B	25	16	I/O	High speed DPLUS signal
DN_B	24	15	I/O	High speed DMINUS signal
RPU_B	27	18	Α	1.5 K ohm Pull-up resistor
DPRS_B	29	20	I/O	Full speed DPLUS signal
DMRS_B	28	19	I/O	Full speed DMINUS signal
VCCK	17	8	Р	Digital Power 2.5v
GNDK	18	9	Р	Digital Ground
AVCC1_B,	21,	12,	Р	Analog Power 3.3v for on-chip PHY
AVCC2_B,	30,	21,		
AVCC3_B	32	23		



### Table 5-2 USB2.0 Phy\_B related pins (cont...)

Name	Pin No	Pin No	Туре	Description	
	(100)	(64)			
AGND1_B,	22,	13,	Р	Analog Ground for on-chip USB PHY.	
AGND2_B,	26,	17,			
AGND3_B	31	22			

#### Table 5-3 Internal 8032 MCU related pins

Name	Pin No	Pin No	Туре	Description
	(100)	(64)		
P0[7:0]	47~41, 39	N/A	I/O	Reserved for external 8032
P1[7:2]	11,8~4	N/A	1/0	Reserved for GPIO
P1[1:0]	3,1	3,1	I/O	00: 2301 mode 01: 2302 mode 10: 2501 mode 11: 2502 mode
P2[7:0]	55~48	N/A	I/O	Reserved for external 8032
P3[7:6]	90~91	N/A	I/O	Reserved for external 8032
P3[5:4]	92,94	59,61	I/O	EE_CLK: P3[5]
				EE_DATA: P3[4]
P3[3:2]	95,96	N/A	I/O	Reserved for external 8032
P3[1:0]	97,99	62,64	I/O	LED_TRAN: P3[1]
				LED_CNNT: P3[0]
PSENJ	65	N/A	I/O	Reserved for external 8032
A0_ALE	63	N/A	I/O	Reserved for external 8032

## **Table 5-4 System Pins**

Name	Pin No	Pin No	Туре	Description
	(100)	(64)		
REG_VI	34	25	Р	REG Power In: 3.3v Power pin for on-chip 3.3v/2.5v regulator
REG_GND	33	24	Р	REG Ground: pin for on-chip 3.3v/2.5v regulator
REG_VO	35	26	Р	REG Power Out2.5v power output of 3.3v/2.5v regulator
RESETJ	61	36	I	External reset pin. Low active.
TEST	64	38	I	Chip Test mode enable.
				Internal PAD pull down.
USBVCC_A	2	2	I	USBVCC_A,
USBVCC_B	59	35	I	USBVCC_B,
FT32_EN	100	N/A	I	FT32_EN, internal 8032 MCU enable
				Internal PAD pull up.



### Table 5-4 System Pins (cont...)

Name	Pin No	Pin No	Туре	Description
	(100)	(64)		
VCC	56, 98	33, 63	Р	3.3v Power pins
VCCK	9, 57	4, 34	Р	2.5v Power pins
GNDK	10,40,	5,27,	Р	Digital ground pins
	62,93	37,60		
NC	12~16,	6~7,	N	No connection.
	36~38,	28~32,		
	58, 60,	39,		
	66,	57~58		
	83~89			



#### 6.0 DC Characteristics

#### 6.1 Absolute Maximum Ratings

**Table 6-1 Absolute Maximum Ratings** 

SYMBOL	PARAMETER	RATING	UNITS	
V	2.5V Power Supply	-0.3 to 3.0	V	
V <sub>CC</sub>	3.3V Power Supply	-0.3 to 3.9	V	
Vivia	Input Voltage of 2.5V I/O	-0.3 to V <sub>CC2I</sub> +0.3	V	
V <sub>IN2</sub>	Input Voltage of 2.5V I/O with 3.3V Tolerance	-0.3 to 3.9	V	
V <sub>IN3</sub>	Input Voltage of 3.3V I/O	-0.3 to V <sub>cc3I</sub> +0.3	V	
VIN3	Input Voltage of 3.3V I/O with 5V Tolerance	-0.3 to 5.5	V	
T <sub>STG</sub>	Storage Temperature	-40 to 150	°C	

#### **6.2 Recommended Operating Conditions**

**Table 6-2 Recommended Operating Conditions** 

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
V <sub>CC21</sub>	Power Supply of 2.5V I/O	2.25	2.5	2.75	V
V <sub>CC3I</sub>	Power Supply of 3.3V I/O	3.0	3.3	3.6	V
TJ	Commercial Junction Operating Temperature	0	25	115	°C
	Industrial Junction Operating Temperature	-40	25	125	C

## 6.3 Leakage Current and Capacitance<sup>(3)</sup>

**Table 6-3 Leakage Current and Capacitance** 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
l <sub>IL</sub>	Input Leakage Current <sup>(2)</sup>	no pull-up or pull-down	-10		10	uA
C <sub>IN2</sub>	Input Capacitance			3.1		pF
C <sub>OUT2</sub>	Output Capacitance			3.1		pF

<sup>(1)</sup> Permanent device damage may occur if Absolute Maximum Ratings are exceeded.

<sup>(2)</sup> The pull up/pull down input leakage current can be derived from the pull up/pull down resistance (Rpu/Rpd) in the DC characteristics table for each type I/O buffer.

<sup>(3)</sup> The capacitances listed above do not include PAD capacitance and package capacitance. One can estimate pin capacitance by adding pad capacitance's that is about 0.1pF and the package capacitance.



## 6.4 DC Characteristics of 2.5V Programmable I/O Cells

Table 6-4 DC Characteristics of 2.5V Programmable I/O Cells

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>CC21</sub>	Power Supply	2.5V I/O	2.25	2.5	2.75	V
V <sub>IL</sub>	Input Low Voltage	CMOS			0.3*VCC	V
V <sub>IH</sub>	Input High Voltage	CMOS	0.7*VCC			V
I <sub>IN</sub>	Input Leakage Current	Vin=0 or VCC21	-10		10	uA

## 6.5 DC Characteristics of 3.3V Programmable I/O Cells

Table 6-4 DC Characteristics of 3.3V Programmable I/O Cells

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>CC31</sub>	Power Supply	3.3V I/O	3.0	3.3	3.6	V
$V_{IL}$	Input Low Voltage	CMOS/LVTTL			0.8	V
V <sub>IH</sub>	Input High Voltage	CMOS/LVTTL	2.0			V
I <sub>IN</sub>	Input Leakage Current	Vin=0 or VCC31	-10		10	uA

## 7.0 Ordering Information


**Table 7-1 Ordering Information** 

Part Number	Package Type
PL-2501C (64-pin)	64-pin LQFP (10x10mm)
PL-2501C LF (64-pin)	64-pin LQFP (10x10mm) Lead (Pb) Free
PL-2501C (100-pin)	100-pin LQFP (14x14mm)
PL-2501C LF (100-pin)	100-pin LQFP (14x14mm) Lead (Pb) Free



## 8.0 Outline Diagram

#### 8.1 LQFP100 Package



SYMBOL	DIMENSION (MM)			DIMENSION (MIL)		
	MIN.	N□M.	MAX.	MIN.	NDM.	MAX.
A			1.60			63
Al	0.05		0.15	2		6
A2	1.35	1.40	1.45	53	55	57
b	0.17	0.22	0.27	7	9	11
bl	0.17	0.20	0.23	7	В	9
С	0.09		0.20	4	3.	8
cì	0.09		0.16	4	24.00.00.00.00	6
D	16.00 BSC			630 BSC		
Di	14.00 BSC			551 BSC		
Ε	16.00 BSC			630 BSC		
E1	14.00 BSC			551 BSC		
9	0.50 BSC			SO B2C		
L	0.45	0.60	0.75	18	24	30
L1	1.00 REF			39 REF		
R1	0.08			3		
R2	0.08		0.20	3		B
Y			0.075			3
θ	0*	3.5*	7*	0*	3.5*	7*
<b>0</b> 1	0*			0*		
92	11*	12*	13*	11*	15,	13*
63	11*	12*	13*	11*	15.	13*
5	0.20			8		


#### NOTES:

1.REFER TO JEDEC MS-026/BED REV. B
2.DIMENSION D1 AND E1 D0 NOT INCLUDE MOLD PROTRUSION.
ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. D1 AND E1 ARE
MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
3.DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED
THE MAXIMUM 6 DIMENSION BY MORE THAN 0.08mm.
4.ALL DIMENSIONS IN MILLIMETERS.

Figure 8-1 Outline Diagram of PL-2501 LQFP100



#### 8.2 LQFP64 Package



SYMBOL	DIMENSION (MM)			DIMENSION (MIL)			
SIMBUL	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	
Α			1,60			63	
A1	0,05		0,15	2		6	
A2	1,35	1,40	1,45	53	55	57	
b	0,17	0,22	0,27	7	9	11	
b1	0,17	0,20	0,23	7	8	12	
с	0,09		0,20	4		8	
c1	0,09		0,16	4		6	
D	12,00 BSC			472 BSC			
D1	10,00 BSC			394 BSC			
E	12,00 BSC			472 BSC			
E1	10,00 BSC			394 BSC			
9		0,50 BSC 20 BSC					
L	0,45	0,60	0,75	18	24	30	
L1	1,00 REF			39 REF			
R1	0,08			3			
R2	0,08		0,20	3		8	
Y			0,075			3	
θ	0*	3.5*	7*	0.	3.5*	7*	
01	0.			0*			
92	11*	12*	13*	11*	12*	13*	
93	11*	12*	13*	11*	12*	13*	

NOTES:

1.REFER TO JEDEC MS-026/BCD

2.DIMENSION D1 AND E1 DD NOT INCLUDE MOLD PROTRUSION.
ALLOWABLE PROTRUSION IS 0.25mm PER SIDE D1 AND E1 ARE
MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
3.DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED
THE MAXIMUM 6 DIMENSION BY MORE THAN 0.08mm.
4.ALL DIMENSIONS IN MILLIMETERS.

Figure 8-2 Outline Diagram of PL-2501 LQFP64



## 9.0 Chip Revision History

**Table 9-1 Chip Revision History** 

Chip Revision	Changes Description
Chip C	Disabled remote wakeup (changed from 0xA0 to 0x80) for USB-IF logo.
	Fixed the issue when plugging two sides then hibernate one side will get
	unknown device or the maximum packet size will be 64 instead of 512.
	Changed the USB class from 0x02 to 0x00 in the device descriptor.
	➤ Improved USB-IF issues.
	Fixed S3 issue for PCI add-on USB host card.
	> Added Feature - claim as low power device (changed from 0xFA to 0x32).
Chip B	<ul> <li>Fixed problem when connect two sides, power down one side then power</li> </ul>
	up that side sometimes will cause blue screen.
	Read MAC address from EEPROM.
	Changed the descriptor bcd version to 0x8002.
	Changed the pin selection to set the 2501 mode as default.
	Added the change devices feature between 2301/2302/2501.
	Added the get speed mode feature (high-speed or full-speed) for 2501 AP.
	Added the detach mode feature (AP can send the detach command).
	Fixed the get string larger than 64-byte bug (strings can't be more than 31 chars in ver.1205).
	<ul> <li>Fixed the get device descriptor bug (some test may fail when request length other than 18).</li> </ul>
	<ul> <li>Fixed the vendor specific command bug for 2301/2302 (new driver could NOT use this command).</li> </ul>
	Fixed the test mode delay bug (test mode may delay too long in ver.1205).