











CSD19536KTT

SLPS540B - MARCH 2015 - REVISED AUGUST 2016

CSD19536KTT 100-V N-Channel NexFET™ Power MOSFET

Features


- Ultra-Low Qa and Qad
- Low Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- D²PAK Plastic Package


Applications

- Secondary Side Synchronous Rectifier
- Hot Swap
- Motor Control

Description 3

This 100-V, 2-m Ω , D²PAK (TO-263) NexFETTM power MOSFET is designed to minimize losses in power conversion applications.





Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT		
V_{DS}	Drain-to-Source Voltage	100	V		
Q_g	Gate Charge Total (10 V)	Charge Total (10 V) 118			
Q_{gd}	Gate Charge Gate-to-Drain	17	nC		
D	Drain-to-Source On-Resistance	V _{GS} = 6 V	2.2	mΩ	
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V	2	11112	
V _{GS(th)}	Threshold Voltage	2.5	V		

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD19536KTT	500	13-Inch	D ² PAK Plastic	Tape and
CSD19536KTTT	50	Reel	Package	Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	100	٧
V_{GS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package Limited)	200	
I _D	Continuous Drain Current (Silicon Limited), T _C = 25°C	272	Α
	Continuous Drain Current (Silicon Limited), $T_C = 100$ °C	192	
I_{DM}	Pulsed Drain Current ⁽¹⁾	400	Α
P_D	Power Dissipation	375	W
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 175	°C
E _{AS}	Avalanche Energy, Single Pulse I_D = 127 A, L = 0.1 mH, R_G = 25 Ω	806	mJ

(1) Max $R_{\theta JC}$ = 0.4°C/W, Pulse duration ≤ 100 μs , Duty cycle ≤

Gate Charge






Table of Contents

3 4	Features Applications Description Revision History Specifications. 5.1 Electrical Characteristics. 5.2 Thermal Information 5.3 Typical MOSFET Characteristics Device and Documentation Support	1 1 1 2 3 3 7	6.2 6.3 6.4 6.5 Viec Info 7.1 7.2	Receiving Notification of Documentation Updates Community Resources Trademarks Electrostatic Discharge Caution Glossary hanical, Packaging, and Orderable rmation KTT Package Dimensions
-			7.3	Recommended Stencil Opening 10

4 Revision History

Changes from Revision A (May 2015) to Revision B	Page
Added Receiving Notification of Documentation Updates section	7
Updated package drawing	8
Updated PCB drawing	
Updated stencil drawing	10
Changes from Original (March 2015) to Revision A	Page
Added Community Resources section	7
Added PCB and stencil drawings in Mechanical, Packaging, and Orderable Information	8



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS		'		
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	100		V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 80 V		1	μΑ
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V		100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.1 2.5	3.2	V
<u></u>	Desire to common or resistance	V _{GS} = 6 V, I _D = 100 A	2.2	2.8	0
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 10 V, I _D = 100 A	2	2.4	mΩ
9 _{fs}	Transconductance	V _{DS} = 10 V, I _D = 100 A	329		S
DYNAM	IC CHARACTERISTICS		1		
C _{iss}	Input capacitance		9250	12000	pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}$	1820	2370	pF
C _{rss}	Reverse transfer capacitance		47	61	pF
R_G	Series gate resistance		1.4	2.8	Ω
Qg	Gate charge total (10 V)		118	153	nC
Q _{gd}	Gate charge gate-to-drain	V 50 V 1 400 A	17		nC
Q _{gs}	Gate charge gate-to-source	V _{DS} = 50 V, I _D = 100 A	37		nC
Q _{g(th)}	Gate charge at V _{th}		24		nC
Q _{oss}	Output charge	V _{DS} = 50 V, V _{GS} = 0 V	335		nC
t _{d(on)}	Turnon delay time		13		ns
t _r	Rise time	V _{DS} = 50 V, V _{GS} = 10 V,	8		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = 100 \text{ A}, R_G = 0 \Omega$	32		ns
t _f	Fall time		6		ns
DIODE (CHARACTERISTICS		1		
V_{SD}	Diode forward voltage	I _{SD} = 100 A, V _{GS} = 0 V	0.9	1.1	V
Q _{rr}	Reverse recovery charge	V _{DS} = 50 V, I _F = 100 A,	548		nC
t _{rr}	Reverse recovery time	di/dt = 300 A/μs	103		ns

5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
R_{\thetaJC}	Junction-to-case thermal resistance			0.4	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance			62	°C/W


Product Folder Links: CSD19536KTT




5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)








Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)



 $I_D = 100 A$

Figure 8. Normalized On-State Resistance vs Temperature


Figure 9. Typical Diode Forward Voltage

D009



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)






Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD19536KTT



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 KTT Package Dimensions



Notes:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Features may not exist and shape may vary per different assembly sites.

Table 1. Pin Configuration

POSITION	DESIGNATION
Pin 1	Gate
Pin 2 / Tab	Drain
Pin 3	Source



7.2 Recommended PCB Pattern





4222117/A 08/2015


Note:

1. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).

Copyright © 2015–2016, Texas Instruments Incorporated



7.3 Recommended Stencil Opening



Notes:

- 1. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 2. Board assembly site may have different recommendations for stencil design.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD19536KTT	ACTIVE	DDPAK/ TO-263	KTT	3	500	RoHS-Exempt & Green	SN	Level-2-260C-1 YEAR	-55 to 175	CSD19536KTT	Samples
CSD19536KTTT	ACTIVE	DDPAK/ TO-263	KTT	3	50	RoHS-Exempt & Green	SN	Level-2-260C-1 YEAR	-55 to 175	CSD19536KTT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD19536KTT	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
CSD19536KTTT	DDPAK/ TO-263	KTT	3	50	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2

www.ti.com 24-Apr-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD19536KTT	DDPAK/TO-263	KTT	3	500	340.0	340.0	38.0
CSD19536KTTT	DDPAK/TO-263	KTT	3	50	340.0	340.0	38.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated