SMLS857 - NOVEMBER 1990

Organization ... 32K × 8

Single 5-V Power Supply

Intergrated Address Latch

Max Access/Min Cycle Time (V<sub>CC</sub> ± 5%)

TMS87C257-150 150 ns TMS87C257-1 170 ns TMS87C257-2 200 ns TMS87C257 250 ns

- Power-Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active ... 263 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)

#### $V_{CC}$ AS/V<sub>PP</sub>[] A12 A14 27 A7[ A13 26 A6[ 25 **A8** A5 [ 5 24 A9 A4 6 23 A11 $\overline{\mathsf{G}}$ A3[ 22 A21 8 21 A10 Α1 a 20 A0 10 19 DQ7 DQ0 18 DO6 11 DQ1 12 17 DQ5 DQ2 DQ4 13 16 GND DQ3 14 15

J Package (Top View)

### description

The TMS87C257 series are 262 144-bit, ultraviolet-light erasable, electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs(including program data inputs) can be driven by Series 74 TTL circuits without the use of

	PIÑ NOMENCLATURE
A0-A14	Address Inputs
Ë	Chip Enable/Powerdown
G	Output Enable
GND	Ground
NC	No Internal Connection
NU	Make No External Connection
DQ0-DQ7	Inputs (programming)/Outputs
Vcc	5-V Power Supply
AS/V <sub>PP</sub>	Address Strobe/13-V Programming
	Power Supply

external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus.

The TMS87C257 incorporates internal address latches on address inputs A0-A7. The internal address latch allows address and data pins to be tied directly to the processor's multiplexed address/data pins which can simplify design, reduce chip connect, and lower the cost of multiplexed bus systems.

The TMS87C257 is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS87C257 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C (E suffix).

These EPROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13 V supply is needed for programming . All programming signals are TTL level. These devices are programmable by the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a  $V_{PP}$  of 13 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

SMLS857 -- NOVEMBER 1990

#### operation

There are seven modes of operation listed in the following table. The read mode requires a single 5-V supply. AS/V<sub>PP</sub> during programming requires 13 V for SNAP! Pulse and 12 V on A9 for signature mode.

				MODE					
FUNCTION	INCTION READ OUTPUT STA		STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATURE MODE		
Ē	VIL	VIL	VIH	V₁L	V <sub>IH</sub>	ViH	V	IL	
Ğ	VIL	VIH	χ†	ViH	VIL	X	VIL		
AS/Vpp	V <sub>IL</sub> §	X	X	V <sub>PP</sub>	Vpp	Vpp	VIH		
VCC	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V	CC	
A9	X	Х	Х	×	X	×	VH <sup>‡</sup>	VH <sup>‡</sup>	
Α0	Х	X	Х	X	X	×	VIL	VIН	
							CC	DE	
DQ0-DQ7	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVIC	
							97	C2	

<sup>&</sup>lt;sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>.

## read/output disable

When the outputs of two or more TMS87C257s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to the  $\overline{G}$  pin while the device is powered up ( $\overline{E}$  is low). Output data is accessed at pins DQ0 through DQ7.

#### latchup immunity

Latchup immunity on the TMS87C257 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 250  $\mu$ A (CMOS-level inputs) by applying a high-level (CMOS) signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state, independent of  $\overline{G}$ . Data and address inputs are at static CMOS levels.

#### erasure

Before programming, the TMS87C257 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS87C257, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed zero low can be erased only by ultraviolet light.



<sup>‡</sup> VH = 12 V ± 0.5 V.

<sup>§</sup> VII latches the address inputs A0-A7, VIH unlatches those inputs.

SMLS857 - NOVEMBER 1990

#### **SNAP!** Pulse programming

The 256K latched CMOS EPROM is programmed using the TI SNAP! Pulse programming algorithm as illustrated by the flowchart in Figure 1, which can reduce time to a nominal of four seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable,  $\overline{\mathsf{E}}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when AS/V<sub>PP</sub> = 13 V, V<sub>CC</sub> = 6.5 V,  $\overline{G}$  = V<sub>IH</sub>, and  $\overline{E}$  = V<sub>IL</sub>. During the programming mode, the address latch becomes effectively transparent. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with V<sub>CC</sub> = V<sub>PP</sub>\* = 5 V.

#### program inhibit

Programming may be inhibited by maintaining a high level input on the E pin.

### program verify

Programmed bits may be verified with AS/V<sub>PP</sub> = 13 V when  $\overline{G} = V_{IL}$  and  $\overline{E} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on DQ0-DQ7; A0 =  $V_{IH}$  accesses the device code, which is output on DQ0-DQ7. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit DQ7. The manufacturer code for these devices is 97, and the device code is C2.

#### memory address lines

Fifteen memory address lines (A0-A14) are provided on the device and are used in conjunction with  $\overline{G}$  and  $\overline{E}$  to select one of 32 768 eight bit locations in the memory array. Addresses A0 through A7 are latched on the negative edge of the address strobe signal.

#### address strobe line

The address strobe (AS) input is multiplexed with V<sub>PP</sub> on pin 1. The negative edge of AS latches the low order address lines (A0-A7) to demultiplex the address/data bus while the positive edge of AS unlatches these address lines.







Figure 1. SNAP! Pulse Programming Flowchart



## logic symbol†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## 



<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

SMLS857 — NOVEMBER 1990

#### recommended operating conditions

			TMS87C257-150 TMS87C257-1 TMS87C257-2 TMS87C257			UNIT
			MIN	NOM	MAX	1
V <sub>CC</sub> Supply voltage	Supply voltage	Read mode (see Note 2)	4.75	5	5.25	V
	Ouppiy Voltage	SNAP! Pulse programming algorithm	6.25	6.5	6.75	ľ
\/	Supply voltage	Read mode (see Note 3)	VCC - 0.6		VCC + 0.6	V
VPP	Supply voltage	SNAP! Pulse programming algorithm	12.75	13	13.25	1 °
VIH	High-level input voltage (CMOS)		VCC × 0.7		VCC + 1	V
VIL	Low-level input voltage (CMOS)		- 0.5		0.8	V
TA	Operating free-air temperature		- 40		85	°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

### electrical characteristics over full ranges of operating conditions

	PARAMETE	R	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
.,	Link for all and a second		1 <sub>OH</sub> = - 2.5 mA	3.5			
∨он	High-level output voltage		10H = - 20 μA	V <sub>CC</sub> - 0.1			V
.,			1 <sub>OL</sub> = 2.1 mA			0.4	
VOL	Low-level output voltage		i <sub>OL</sub> = 20 μA			0.1	V
H	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V			±1	μΑ
lo	Output current (leakage)		V <sub>O</sub> = 0 to V <sub>CC</sub>			±1	μΑ
lPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		1	10	μΑ
IPP2	Vpp supply current (during prog	gram pulse)	Vpp = 13 V		35	50	mA
ICC1	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	250	μΑ
ICC2	V <sub>CC</sub> supply current (active)		V <sub>CC</sub> = 5.5 V, E = V <sub>I</sub> L, t <sub>Cycle</sub> = minimum cycle time, outputs open		15	30	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Ci	Input capacitance §	V <sub>I</sub> = 0, f = 1 MHz		6	10	ρF
Co	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		10	14	рF

<sup>†</sup>Typical values are at T<sub>A</sub> = 25°C and nominal voltages.



<sup>3.</sup> Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

<sup>‡</sup> Capacitance measurements are made on a sample basis only.

<sup>§</sup> AS/Vpp is not included in input capacitance.

SMLS857 --- NOVEMBER 1990

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

		TEST CONDITIONS	'87C2	257-150	'87C257-1		'870	257-2	'87C257		UNIT
	PARAMETER	(SEE NOTES 4 & 5)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
ta(A)	Access time from address			150		170		200		250	ns
ta(E)	Access time from chip enable			150		170		200		250	ns
ten(G)	Output enable time from G			75		75		75		100	ns
t <sub>dis</sub>	Output disable time from G or E, whichever occurs first †	C <sub>L</sub> = 100 pF, 1 Series 74 TTL Load, Input t <sub>r</sub> ≤ 20 ns,	0	60	0	60	0	60	0	60	ns
<sup>t</sup> v(A)	Output data valid time after change of address, E, or G, whichever occurs first†	Input t <sub>f</sub> ≤ 20 ns	0		0		0		0		ns
tsu(AS)	Address to AS/Vpp fall		20		20		20		20		ns
tw(AS)	Address strobe pulse width		90		90		90		90		ns
th(AS)	Address hold from AS/Vpp fall		30		30		30		30		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

## switching characteristics for programming: $V_{CC} = 6.5 \text{ V}$ and $V_{PP} = 13 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from $\overline{G}$	0		130	ns
ten(G)	Output enable time from G			150	ns

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to V<sub>CC</sub> × 0.7 V. Timing measurements are made at 3 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

<sup>5.</sup> Common test conditions apply for the tdis except during programming.

SMLS857 -- NOVEMBER 1990

# recommended timing requirements for programming: $V_{CC} = 6.5 \text{ V}$ and $V_{PP} = 13 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

		MIN	NOM	MAX	UNIT
tw(PGM)	Program pulse duration	95	100	105	μs
t <sub>su(A)</sub>	Address setup time	2			μS
tsu(G)	G setup time	2			μS
t <sub>su(E)</sub>	E setup time	2			μS
t <sub>su(D)</sub>	Data setup time	2			μS
t <sub>su(VPP)</sub>	Vpp setup time	2			μς
tsu(VCC)	V <sub>CC</sub> setup time	2			μ\$
th(A)	Address hold time	0			μS
th(D)	Data hold time	2			μs

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to V<sub>CC</sub> × 0.7 V. Timing measurements are made at 3 V for logic high and 0.8 V for logic low). (reference AC Testing Waveform)

### PARAMETER MEASUREMENT INFORMATION





Figure 2. AC Testing Output Load Circuit

## AC testing input/output wave forms




A.C. testing inputs are driven at  $V_{CC} \times 0.7 \ V$  for logic high and 0.4 V for logic low. Timing measurements are made at 3 V for logic high and 0.8 V for logic low for both inputs and outputs.

SMLS857 - NOVEMBER 1990

VIL

#### read cycle timing VIH A8-A14 Addresses Valid $v_{\text{IL}}$ ta(A) $v_{IH}$ Ē $V_{IL}$ ta(E) tw(AS) $V_{\text{IH}}$ AS/Vpp $V_{IL}$ th(AS) $V_{IH}$ $\overline{\mathsf{G}}$ $v_{IL}$ - t<sub>en(G)</sub> → t<sub>V</sub>(A) tsu(AS) VιΗ Address Stable Output Valid DQ0-DQ7, A0-A7 HI-Z

## program cycle timing (SNAP! Pulse programming)



 $<sup>^\</sup>dagger$   $t_{\mbox{dis}(G)}$  and  $t_{\mbox{en}(G)}$  are characteristics of the device but must be accommodated by the programmer.  $^\ddagger$  13-V V<sub>PP</sub> and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming.

