













LM78L05, LM78L09 LM78L12, LM78L15, LM78L62

SNVS754K -JANUARY 2000-REVISED DECEMBER 2016

LM78Lxx 100-mA Fixed Output Linear Regulator


1 Features

- Input Voltage up to 30 V
- Output Voltage Tolerances of ±5% Over the Temperature Range
- Available Output Voltages: 5 V, 6.2 V, 8.2 V, 9 V, 12 V, and 15 V
- Output Current of 100 mA
- Output Transistor Safe Area Protection
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limit
- No External Components
- · Available in Tiny DSBGA Package
- Available in 3-Pin TO-92 and 8-Pin SOIC Low Profile Packages

2 Applications

- Battery Chargers
- Portable Instrumentation
- LED Lighting
- Low Wattage Power Supplies

Package Options



3 Description

The LM78Lxx series of three terminal positive regulators is available with several fixed output voltages, making them useful in a wide range of applications. Used as a Zener-diode and resistor combination replacement, the LM78Lxx usually provides an effective output impedance improvement of two orders of magnitude and lower quiescent current. These regulators can provide local, on-card problems eliminating distribution regulation. associated with single-point regulation. The available voltages allow the LM78Lxx to be used in logic systems, instrumentation, HiFi, and other solid-state electronic equipment.

The LM78Lxx is available in the plastic TO-92 (LP) package, the SOIC (D) package, and a chip-sized package (8-Bump DSBGA) using TI's DSBGA package technology. With adequate heat sinking, the regulator can deliver 100-mA output current. Current limiting is included to limit the peak output current to a safe value. Safe area protection for the output transistors is provided to limit internal power dissipation. If internal power dissipation is too high for the heat sinking provided, the thermal shutdown circuit prevents the IC from overheating.

See AN-1112 DSBGA Wafer Level Chip Scale Package (SNVA009) for DSBGA Considerations. For more information on the TO-92 package, see TO-92 Packing Options / Ordering Instructions (SNOA072).

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM78L05, LM78L09	DSBGA (8)	1.30 mm × 1.30 mm
LM78L05, LM78L12, LM78L15	SOIC (8)	3.90 mm × 4.90 mm
LM78L05, LM78L12, LM78L15, LM78L62	TO-92 (3)	3.70 mm × 4.70 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Fixed Output Regulator Circuit






Table of Contents

1	Features 1		7.3 Feature Description	11
2	Applications 1		7.4 Device Functional Modes	11
3	Description 1	8	Application and Implementation	. 12
4	Revision History2		8.1 Application Information	12
5	Pin Configuration and Functions3		8.2 Typical Applications	12
6	Specifications4	9	Power Supply Recommendations	. 16
•	6.1 Absolute Maximum Ratings	10	Layout	. 16
	6.2 ESD Ratings		10.1 Layout Guidelines	16
	6.3 Recommended Operating Conditions		10.2 Layout Example	16
	6.4 Thermal Information	11	Device and Documentation Support	. 17
	6.5 Electrical Characteristics — LM78L055		11.1 Documentation Support	17
	6.6 Electrical Characteristics — LM78L095		11.2 Related Links	17
	6.7 Electrical Characteristics — LM78L126		11.3 Receiving Notification of Documentation Update	s 17
	6.8 Electrical Characteristics — LM78L156		11.4 Community Resources	17
	6.9 Electrical Characteristics — LM78L62 7		11.5 Trademarks	17
	6.10 Typical Characteristics8		11.6 Electrostatic Discharge Caution	17
7	Detailed Description 10		11.7 Glossary	17
•	7.1 Overview	12	Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram 10		Information	. 18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


C	hanges from Revision J (December 2013) to Revision K	Page
•	Added Applications section, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Recommended Operating Conditions table, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted LM78L82 from the data sheet	1
•	Added Thermal Information table.	1
•	Deleted Lead temperature (soldering) information	4
•	Changed R _{0JA} values for D (SOIC) From: 180 To: 128.8, LP (TO-92) from 230 to 158.7, and YPB (DSBGA) From: 230.9 To 108.4	4
•	Changed R _{eJC} values for LP (TO-92) From: 60 To 75.2	4


Changes from Revision I (April 2013) to Revision J			
•	Added the AI suffix	5	

Submit Documentation Feedback




5 Pin Configuration and Functions





LP Package 3-Pin TO-92 Bottom View



Pin Functions

	Р	IN		1/0	DESCRIPTION
NAME	DSBGA	SOIC	TO-92	1/0	DESCRIPTION
GND	C2, C3	2, 3, 6, 7	2	_	Ground
NC	B3, C1	4, 5	_	_	No connection
VIN	A1, B1	8	3	- 1	Input supply voltage pin
VOUT	A2, A3	1	1	0	Output voltage pin



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Input voltage	Input voltage		35	V
Power dissipation		Internall	y limited	
Operating junction temperature T	LM78LxxACZ (TO-92)	0	125	°C
	LM78LxxACM (SOIC)	0	125	
Operating junction temperature, T _J	LM78LxxAIM (SOIC)	-40	125	
	LM78LxxITP (thin DSBGA)	-40	85	
Storage temperature, T _{stg}	·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), (1)	±1000	V

⁽¹⁾ Human body model, 1.5 k Ω in series with 100 pF.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
	Input voltage			30	V
	Continuous output current			100	mA
TJ	Junction temperature	LM78LxxACZ (TO-92)	0	125	°C
		LM78LxxACM (SOIC)	0	125	
		LM78LxxAIM (SOIC)	-40	125	10
		LM78LxxITP (DSBGA)	-40	85	

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	D (SOIC)	LP (TO-92)	YPB (DSBGA)	UNIT
		8 PINS	3 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	128.8	158.7	108.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	76	75.2	1.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	69.3	n/a	31.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	26.3	30.2	4.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	68.8	138.2	31.4	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.



6.5 Electrical Characteristics — LM78L05

Typical values apply for T_J = 25°C, Minimum and Maximum limits apply for the entire operating temperature range of the package⁽¹⁾⁽²⁾, I_O = 40 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, V_{IN} = 10 V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		T _J = 25°C	4.8	5	5.2	
Vo	Output voltage	V _{IN} = 7 V to 20 V, I _O = 1 mA to 40 mA ⁽³⁾	4.75		5.25	V
$ \begin{array}{c c} \Delta V_{O} & L \\ \hline L_{Q} & C \\ \Delta I_{Q} & C \\ \hline \Delta V_{IN}/\Delta V_{O} & F \\ \hline L_{PK} & F \\ \hline \Delta V_{O}/\Delta T & A \\ \hline \end{array} $		I _O = 1 mA to 70 mA ⁽³⁾	4.75		5.25	
	Line ne suletien	V _{IN} = 7 V to 20 V, T _J = 25°C		18	75	
41/	Line regulation	V _{IN} = 8 V to 20 V, T _J = 25°C		10	54	\/
ΔVO	Land or mileting	I _O = 1 mA to 100 mA, T _J = 25°C		20	60	mV
	Load regulation	I _O = 1 mA to 40 mA, T _J = 25°C		5	30	
IQ	Quiescent current	T _J = 25°C		3	5	mA
4.1	0:	V _{IN} = 8 V to 20 V			1	^
ΔIQ	Quiescent current change	I _O = 1 mA to 40 mA			0.1	mA
V _n	Output noise voltage	f = 10 Hz to 100 kHz ⁽⁴⁾		40		μV
$\Delta V_{IN}/\Delta V_{O}$	Ripple rejection	f = 120 Hz, V _{IN} = 8 V to 16 V, T _J = 25°C	47	62		dB
I _{PK}	Peak output current			140		mA
$\Delta V_{O}/\Delta T$	Average output voltage temperature coefficient	I _O = 5 mA		-0.65		mV/°C
V _{IN(MIN)}	Minimum value of input voltage required to maintain line regulation	T _J = 25°C		6.7	7	V

- (1) For the operating ranges of each package, see Absolute Maximum Ratings.
- (2) Limits are ensured by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods.
- (3) Power dissipation ≤ 0.75 W.
- (4) Recommended minimum load capacitance of 0.01 μF to limit high-frequency noise.

6.6 Electrical Characteristics — LM78L09

Typical values apply for T_J = 25°C, Minimum and Maximum limits apply for the entire operating temperature range of the package⁽¹⁾⁽²⁾, I_O = 40 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, V_{IN} = 15 V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		T _J = 25°C	8.64	9	9.36	
Vo	Output voltage	$V_{IN} = 11.5 \text{ V to } 24 \text{ V}, I_{O} = 1 \text{ mA to } 40 \text{ mA}^{(3)}$	8.55		9.45	V
		I _O = 1 mA to 70 mA ⁽³⁾	8.55		9.45	
	Line regulation	$V_{IN} = 11.5 \text{ V to } 24 \text{ V}, T_J = 25^{\circ}\text{C}$		100	200	
41/	Line regulation	$V_{IN} = 13 \text{ V to } 24 \text{ V}, T_J = 25^{\circ}\text{C}$		90	150	m\/
ΔV_{O}	Load regulation	I_O = 1 mA to 100 mA, T_J = 25°C		20	90	mV
	Load regulation	I_O = 1 mA to 40 mA, T_J = 25°C		10	45	
I_Q	Quiescent current	$T_J = 25^{\circ}C$		2	5.5	mA
A.I.	0:	V _{IN} = 11.5 V to 24 V			1.5	A
ΔI_{Q}	Quiescent current change	I _O = 1 mA to 40 mA			0.1	mA
V _n	Output noise voltage			70		μV
$\Delta V_{IN}/\Delta V_{O}$	Ripple rejection	$f = 120 \text{ Hz}, V_{IN} = 15 \text{ V to } 25 \text{ V}, T_J = 25^{\circ}\text{C}$	38	44		dB
I _{PK}	Peak output current			140		mA
$\Delta V_{O}/\Delta T$	Average output voltage temperature coefficient	I _O = 5 mA		-0.9		mV/°C
V _{IN(MIN)}	Minimum value of input voltage required to maintain line regulation			10.7		V

- (1) For the operating ranges of each package, see *Absolute Maximum Ratings*.
- (2) Limits are ensured by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods.
- (3) Power dissipation ≤ 0.75 W.



6.7 Electrical Characteristics — LM78L12

Typical values apply for $T_J = 25^{\circ}$ C, Minimum and Maximum limits apply for the entire operating temperature range of the package ⁽¹⁾⁽²⁾, $I_O = 40$ mA, $C_I = 0.33$ μ F, $C_O = 0.1$ μ F, $V_{IN} = 19$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		T _J = 25°C	11.5	12	12.5	
V_O	Output voltage	V_{IN} = 14.5 V to 27 V, I_{O} = 1 mA to 40 mA ⁽³⁾	11.4		12.6	V
		I _O = 1 mA to 70 mA ⁽³⁾	11.4		12.6	
	Line very letter	V _{IN} = 14.5 V to 27 V, T _J = 25°C		30	180	
41/	Line regulation	V _{IN} = 16 V to 27 V, T _J = 25°C		20	110	\/
ΔV_{O}	Land an addition	I _O = 1 mA to 100 mA, T _J = 25°C		30	100	mV
	Load regulation	I _O = 1 mA to 40 mA, T _J = 25°C		10	50	
IQ	Quiescent current	T _J = 25°C		3	5	mA
4.1	0	V _{IN} = 16 V to 27 V			1	mA
ΔI_{Q}	Quiescent current change	I _O = 1 mA to 40 mA			0.1	
V _n	Output noise voltage			80		μV
$\Delta V_{IN}/\Delta V_{O}$	Ripple rejection	f = 120 Hz, V _{IN} = 15 V to 25 V, T _J = 25°C	40	54		dB
I _{PK}	Peak output current			140		mA
$\Delta V_{O}/\Delta T$	Average output voltage temperature coefficient	I _O = 5 mA		-1		mV/°C
V _{IN(MIN)}	Minimum value of input voltage required to maintain line regulation	T _J = 25°C		13.7	14.5	٧

- (1) For the operating ranges of each package, see *Absolute Maximum Ratings*.
- (2) Limits are ensured by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods.
- (3) Power dissipation ≤ 0.75 W.

6.8 Electrical Characteristics — LM78L15

Typical values apply for $T_J = 25$ °C, Minimum and Maximum limits apply for the entire operating temperature range of the package⁽¹⁾⁽²⁾, $I_O = 40$ mA, $C_I = 0.33$ μ F, $C_O = 0.1$ μ F, $V_{IN} = 23$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		T _J = 25°C	14.4	15	15.6	
Vo	Output voltage	V_{IN} = 17.5 V to 30 V, I_{O} = 1 mA to 40 mA ⁽³⁾	14.25		15.75	V
		I _O = 1 mA to 70 mA ⁽³⁾	14.25		15.75	
	line negation	$V_{IN} = 17.5 \text{ V to } 30 \text{ V}, T_J = 25^{\circ}\text{C}$		37	250	
ΔV _O	Line regulation	V _{IN} = 20 V to 30 V, T _J = 25°C		25	140	140 150 mV
	Lood regulation	I _O = 1 mA to 100 mA, T _J = 25°C		35	150	
	Load regulation	I _O = 1 mA to 40 mA, T _J = 25°C		12	75	
IQ	Quiescent current	T _J = 25°C		3	5	mA
$\begin{array}{c c} I_{Q} & \vdots \\ \hline \Delta I_{Q} & \vdots \\ \hline V_{n} & \vdots \\ \end{array}$	Outros and support about	V _{IN} =20 V to 30 V			1	A
ΔIQ	Quiescent current change	I _O = 1 mA to 40 mA			0.1	mA
V _n	Output noise voltage			90		μV
$\Delta V_{IN}/\Delta V_{O}$	Ripple rejection	$f = 120 \text{ Hz}, V_{IN} = 18.5 \text{ V to } 28.5 \text{ V}, T_{J} = 25^{\circ}\text{C}$	37	51		dB
I _{PK}	Peak output current			140		mA
$\Delta V_{O}/\Delta T$	Average output voltage temperature coefficient	I _O = 5 mA		-1.3		mV/°C
V _{IN(MIN)}	Minimum value of input voltage required to maintain line regulation	T _J = 25°C		16.7	17.5	V

- (1) For the operating ranges of each package, see *Absolute Maximum Ratings*.
- (2) Limits are ensured by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods.
- (3) Power dissipation ≤ 0.75 W.



6.9 Electrical Characteristics — LM78L62

Typical values apply for $T_J = 25$ °C, Minimum and Maximum limits apply for the entire operating temperature range of the package⁽¹⁾⁽²⁾, $I_0 = 40$ mA, $C_1 = 0.33 \mu F$, $C_0 = 0.1 \mu F$, $V_{IN} = 12 \text{ V}$ (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		T _J = 25°C	5.95	6.2	6.45	
V_{O}	Output voltage	$V_{IN} = 8.5 \text{ V to } 20 \text{ V}, I_{O} = 1 \text{ mA to } 40 \text{ mA}^{(3)}$	5.9		6.5	V
		I _O = 1 mA to 70 mA ⁽³⁾	5.9		6.5	
	Line ne suletien	V _{IN} = 8.5 V to 20 V, T _J = 25°C		65	175	
ΔV_{O}	Line regulation	V _{IN} = 9 V to 20 V, T _J = 25°C		55	125	\/
	Land or mileting	I _O = 1 mA to 100 mA, T _J = 25°C		13	80	80 mV
	Load regulation	I _O = 1 mA to 40 mA, T _J = 25°C		6	40	
IQ	Quiescent current	T _J = 25°C		2	5.5	mA
4.1	Quiescent current change	V _{IN} = 8 V to 20 V			1.5	A
ΔI_{Q}		I _O = 1 mA to 40 mA			0.1	mA
V _n	Output noise voltage	f = 10 Hz to 100 kHz ⁽⁴⁾		50		μV
$\Delta V_{IN}/\Delta V_{O}$	Ripple rejection	f = 120 Hz, V _{IN} = 10 V to 20 V, T _J = 25°C	40	46		dB
I _{PK}	Peak output current			140		mA
$\Delta V_{O}/\Delta T$	Average output voltage temperature coefficient	I _O = 5 mA		-0.75		mV/°C
V _{IN(MIN)}	Minimum value of input voltage required to maintain line regulation			7.9		V


 ⁽¹⁾ For the operating ranges of each package, see *Absolute Maximum Ratings*.
 (2) Limits are ensured by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods.

Power dissipation ≤ 0.75 W.

Recommended minimum load capacitance of 0.01 µF to limit high-frequency noise.




6.10 Typical Characteristics





Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The LM78Lxx series of positive regulators is available in the following fixed output voltages: 5 V, 6.2 V, 8.2 V, 9 V, 12 V, and 15 V. The regulator can be configured to an adjustable output by connecting the GND pin to the center of a resistive voltage divider as shown in Figure 10. In this configuration, the fixed output voltage acts as the reference voltage across R1 allowing the output to be adjusted by changing the resistor.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Load Regulation

These devices regulate the voltage between the VOUT and GND pins, and can be made adjustable by using a resistive voltage divider. The output voltage tolerance is ±5% over temperature.

7.3.2 Protection

The LM78Lxx series of regulators has internal thermal overload protection that automatically shuts off the device if the operating temperature becomes too high. There is also internal short-circuit current limit and output transistor safe area protection that shuts down the device if the output current becomes too high.

7.4 Device Functional Modes

7.4.1 Normal Operation

The VOUT pin sources current necessary to set the voltage on VOUT at a fixed voltage above the GND pin. See *Specifications* for V_O of each device.

7.4.2 Shutdown

The device automatically shuts down if the output current or its internal temperature becomes too high.



8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

These devices are versatile and high-performance regulators with a wide temperature range and tight line and load regulation. An input capacitor is required if the regulator is placed more than 3 inches from the power supply filter. TI recommends a minimum load capacitance of 0.01 µF to limit high frequency.

8.2 Typical Applications

8.2.1 Fixed Output Regulator



^{*}Required if the regulator is located more than 3 inches from the power supply filter.

Figure 8. Fixed Output Regulator Circuit

8.2.1.1 Design Requirements

The device component count is very minimal. No external components are usually required. However, TI recommends input or output capacitors depending on the distance between the device and the power supply and if extra filtering is needed at the output.

The output voltage is set based on the selection of the two resistors (R1 and R2), as shown in Figure 14.

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Input Capacitor

An input capacitor is required if the regulator is placed more than 3 inches from the power supply filter. A 0.33-µF capacitor on the input is suitable for most applications.

8.2.1.2.2 Output Capacitor

TI recommends a minimum load capacitance of 0.01 µF to limit high-frequency noise.

^{**}Recommended minimum load capacitance of 0.01 µF to limit high-frequency noise.



Typical Applications (continued)

8.2.1.3 Application Curve





Figure 9. LM78Lxx Dropout

8.2.2 Other Application Circuits

Figure 10 to Figure 14 show application circuit examples using the LM78Lxx devices. Customers must fully validate and test these circuits before implementing a design based on these examples. Unless otherwise noted, the design procedures in *Fixed Output Regulator* are applicable to these designs.



Copyright © 2016, Texas Instruments Incorporated

 $V_0 = 5 V + (5 V / R1 + I_Q) \times R2^*$

 * The 5 V represents the fixed output voltage of the LM78L05. If using one of the other LM78Lxx devices, use that fixed output voltage value when calculating V_O.


 $I_Q < 5 \text{ V} / (3 \times \text{R1})$

Load regulation (L_R) of LM78L05 \approx (R1 + R2) / R1

Figure 10. Adjustable Output Regulator Circuit




Typical Applications (continued)



Copyright © 2016, Texas Instruments Incorporated

 $I_{OUT} = (V_O / R1) + I_Q$ $I_Q = 1.5$ mA over line and load changes

Figure 11. Current Regulator Circuit



Copyright © 2016, Texas Instruments Incorporated

Load Regulation = 0.6%, I_L = 0 mA to 250 mA pulsed with t_{ON} = 50 ms.

Figure 12. 5-V, 500-mA Regulator With Short-Circuit Protection Circuit

^{*}Solid tantalum

^{**}Heat sink Q1

^{***}Optional: Improves ripple rejection and transient response.



Typical Applications (continued)





Figure 13. ±15-V, 100-mA Dual Power Supply Circuit



*Solid tantalum

 $V_{O} = V_{G} + 5 \text{ V}, \text{ R1} = (-V_{IN} / I_{Q(LM78L05)})$

 $V_0 = 5 \text{ V } (R2 / R4) \text{ for } (R2 + R3) = (R4 + R5)$

A 0.5-V output will correspond to (R2 / R4) = 0.1, (R3 / R4) = 0.9

Figure 14. Variable Output Regulator Circuit (0.5 V to 18 V)



9 Power Supply Recommendations

The linear regulator input supply must be well regulated and kept at a voltage level to not exceed the maximum input to output voltage differential allowed by the device. The minimum dropout voltage $(V_{IN}-V_O)$ must be met with extra headroom when possible to keep the output well regulated. A 0.33- μ F or higher capacitor must be placed at the input to bypass noise.

10 Layout

10.1 Layout Guidelines

For the best overall performance, some layout guidelines may be disregarded. Place all circuit components on the same side of the circuit board and as near as practical to the respective linear regulator pins. Traces must be kept short and wide to reduce the amount of parasitic elements in the system. The actual width and thickness of traces depends on the current carrying capability and heat dissipation required by the end system.

10.2 Layout Example




Figure 15. LM78Lxx Example Circuit Layout



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- AN-1112 DSBGA Wafer Level Chip Scale Package (SNVA009)
- TO-92 Packing Options / Ordering Instructions (SNOA072).

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

TECHNICAL TOOLS & SUPPORT & **PARTS** PRODUCT FOLDER **SAMPLE & BUY DOCUMENTS SOFTWARE** COMMUNITY LM78L05 Click here Click here Click here Click here Click here LM78L09 Click here Click here Click here Click here Click here LM78L12 Click here Click here Click here Click here Click here LM78L15 Click here Click here Click here Click here Click here LM78L62 Click here Click here Click here Click here Click here

Table 1. Related Links

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





3-Oct-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM78L05ACM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 125	LM78L 05ACM	
LM78L05ACM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	LM78L 05ACM	Samples
LM78L05ACMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 125	LM78L 05ACM	
LM78L05ACMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	LM78L 05ACM	Samples
LM78L05ACZ/LFT1	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 05ACZ	Samples
LM78L05ACZ/LFT3	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 05ACZ	Samples
LM78L05ACZ/LFT4	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 05ACZ	Samples
LM78L05ACZ/LFT7	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 05ACZ	Samples
LM78L05ACZ/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 05ACZ	Samples
LM78L05AIM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM78L 05AM	Samples
LM78L05AIMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM78L 05AM	Samples
LM78L05ITP/NOPB	ACTIVE	DSBGA	YPB	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	P 03	Samples
LM78L09ITPX/NOPB	ACTIVE	DSBGA	YPB	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	P 02	Samples
LM78L12ACM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 125	LM78L 12ACM	
LM78L12ACM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	LM78L 12ACM	Samples
LM78L12ACMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	LM78L 12ACM	Samples
LM78L12ACZ/LFT3	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 12ACZ	Samples



PACKAGE OPTION ADDENDUM

3-Oct-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM78L12ACZ/LFT4	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 12ACZ	Samples
LM78L12ACZ/LFT7	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 12ACZ	Samples
LM78L12ACZ/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 12ACZ	Samples
LM78L15ACM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 125	LM78L 15ACM	
LM78L15ACM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	LM78L 15ACM	Samples
LM78L15ACMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 125	LM78L 15ACM	
LM78L15ACMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 125	LM78L 15ACM	Samples
LM78L15ACZ/LFT4	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 15ACZ	Samples
LM78L15ACZ/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 15ACZ	Samples
LM78L62ACZ/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	0 to 125	LM78L 62ACZ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

3-Oct-2018

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Sep-2018

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Dookogo	Package	Dinc	SPQ	Reel	Reel	Α0	В0	K0	P1	w	Pin1
Device	Type	Drawing		5	Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
LM78L05ACMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM78L05ACMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM78L05AIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM78L05ITP/NOPB	DSBGA	YPB	8	250	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1
LM78L09ITPX/NOPB	DSBGA	YPB	8	3000	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1
LM78L12ACMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM78L15ACMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM78L15ACMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 15-Sep-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM78L05ACMX	SOIC	D	8	2500	367.0	367.0	35.0
LM78L05ACMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM78L05AIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM78L05ITP/NOPB	DSBGA	YPB	8	250	210.0	185.0	35.0
LM78L09ITPX/NOPB	DSBGA	YPB	8	3000	210.0	185.0	35.0
LM78L12ACMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM78L15ACMX	SOIC	D	8	2500	367.0	367.0	35.0
LM78L15ACMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040001-2/F



TO-92 - 5.34 mm max height

TO-92



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. Lead dimensions are not controlled within this area.4. Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.
 b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.



TO-92





TO-92







DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated