


The MOSFET inverter circuit is shown below:

Figure 1: MOSFET Inverter Circuit



Consider the case when V_{in} is low (close to ground). The MOSFET's gate is set to the ground voltage, the source and the gate are at the same voltage. In this case, the depletion region between the source and the substrate prevents charges from diffusing into the substrate. Typically, the bulk and source are connected to the same node. Thus, if the source is grounded, the bulk is as well. Because the bulk and gate are grounded, the channel does not form because no excess electrons are attracted to the area under the gate. So, not only does the source not provide electrons to drive a current, but the channel cannot conduct them to the drain. Thus, no current flows through the MOSFET.

This operation mode is known as the cutoff region. Each MOSFET has what is known as a threshold voltage V_{Th} . A MOSFET is said to be in the cutoff region and thus abide by this physical description when the following condition holds:

$$V_{GS} \leq V_{Th} \quad (1)$$

When the gate voltage does not exceed the source voltage by an amount greater than the threshold voltage V_{Th} , the MOSFET cannot conduct a current.

Because no current flows through the MOSFET in the cutoff region, no current flows through the resistor connected to its drain terminal. By Ohm's Law, the voltage drop over the resistor is 0V. Since the MOSFET and the resistor are in series and the resistor consumes no voltage, the MOSFET must consume a voltage equivalent to the supply voltage V_{cc} . Therefore, the output voltage V_{out} is high when the input voltage V_{in} is low.

When V_{in} is high, the gate voltage is higher than the grounded source voltage. Thus, the depletion region's built-in potential is overcome, and electrons

can diffuse from the n-type source to the p-type bulk. At the same time, because the gate voltage is high, the gate is now at a higher voltage than the grounded bulk. Thus, excess electrons are attracted from the bulk to the area just beneath the gate oxide. These excess electrons increase the conductivity of this area, producing a conductive channel. The electrons from the source diffuse into this region provided that no high-level injection occurs in this area. If the concentration of electrons were sufficiently high, then the electrons would actually diffuse from the channel to the source.

Assume the MOSFET is in saturation mode. A MOSFET is said to be in saturation mode when the following condition holds:

$$V_{GS} - V_{Th} < V_{DS} \rightarrow V_{GD} < V_{Th} \quad (2)$$

In saturation mode, current can flow through the MOSFET. However, increasing V_G causes the drain current I_D to level off. Because $V_{GD} < V_{Th}$, the depletion region between the bulk and the drain limits current flow. When V_G is increased, electrons are propelled into the channel from the source with a greater electric field, but they are also impeded with a stronger electric field when entering the drain. Therefore, increasing V_G in this state does not increase the drain current I_D .

Because electrons can move from the source to the channel to the drain, a current through the MOSFET I_D is produced. Because current can flow through the MOSFET, the resistor can now consume voltage. This means that the MOSFET receives a smaller fraction of the voltage. Thus, the output voltage V_{out} is low when the input voltage is V_{in} is high. Clearly, this circuit demonstrates inverting characteristics, which is why it is called an "inverter".

However, this inverter is not ideal. It takes time for the MOSFET channel to form and for electrons to diffuse into the channel when the gate voltage is high. When the gate voltage drops back to ground, it takes time for the excess electrons to recombine and diffuse back into the bulk. Thus, a rise time, fall time, and delays can be measured for the output waveform.

In the experiment, the circuit is configured so that the MOSFET enters the saturation region when the input is high and the cutoff region when the input is low. The input and output waveforms are displayed below, where the yellow waveform is the input and the green waveform is the output.




Figure 2: Inverter Input and Output Voltage

V_{in} is a square pulse with an amplitude of 5V and a 50% duty cycle. When the input is high, the output is low. Here, V_{GS} is simply V_{in} . V_{DS} is V_{out} . In experiment 6, the threshold voltage V_{Th} is determined to be about 2V. So, using equation (2), $V_{GS} - V_{Th} = 5 - 2 = 3 < 5 = V_{DS}$, the transistor is in saturation when the input is high. When the input is low, using equation (1), $V_{GS} = 0 < 2 = V_{Th}$. So, the transistor is in the cutoff region when the input is low.

The rise time is measured by acquiring the time it takes for the output voltage to transition from 10% to 90% of its maximum value. It is determined to be about 24ns.



Figure 3: Inverter Rise Time Measurement

The fall time is found by measuring the time it takes for the output voltage to drop from 90% to 10% of the peak value. It is found to be 14.4ns.




Figure 4: Inverter Fall Time Measurement

Next, the delay between the input and output when the transistor transitions from cutoff to saturation is measured. This is the same as the delay from the rising edge of the input to the falling edge of the output. The delay is measured from the 50% point on the input to the 50% point on the output.




Figure 5: Inverter Delay Measurement

This delay is measured to be 2.4ns. In the same manner, the delay from saturation to cutoff is measured to be 10.4ns.

Table 1: Inverter Times

	Time [ns]
Delay time (cutoff to saturation)	2.4
Delay time (saturation to cutoff)	10.4
Rise time	24
Fall time	14.4