


## BJT Amplifier CE » CC

### Circuit Schematic



**Figure 1**

Design Operation:

1. 9V Battery Operation
2.  $R_{in} = 6.93k \text{ Ohms}$
3.  $R_{out} = 50 \text{ Ohms}$
4. Midband Voltage Gain = 15 V/V (23.5dB)
5. Upper 3dB frequency cutoff = 7kHz
6. Lower 3dB frequency cutoff = 50Hz
7. Bias stable for Beta ranging (50-200)

In order to meet design specifications for our BJT amplifier, we concatenated a self-biasing common emitter to a self-biasing common collector. The design specifications requested a mid-band voltage gain of at least 10V/V. This is where the common emitter comes into play. However, the output resistance of a common emitter is high so we concatenated a common collector to bring down the output resistance to meet spec of less than 500 Ohms. The coupling capacitors were chosen to be large in order to block the DC biasing from interfering with other parts of the circuit while allowing the AC signal to pass through and become amplified. Figure 1 is our final circuit schematic after making numerous changes to meet specifications.

### **Design Equations and Analysis**

- Note: Please refer to Figure 1 for naming of variables used to derive equations

The design was first DC biased using the DC model to make sure that both transistors were operating in the active region. Each transistor was modeled separately because of the coupling capacitors creating an open circuit for the DC model. The equations used:

$$\beta I_b = I_c$$

$$I_e = \alpha I_c$$

$$(1 + \beta) I_b = I_e$$

$$I_e = I_b + I_c$$

The self-biasing was achieved for Q1 using a Thevenin with 2 resistors in parallel. The same equations were applied for Q2 by changing the correlating variables. The equations for such are:

$$\text{Thevenin voltage going into the base current: } V_{bb} = 9V * [ R_{b2} / (R_{b1} + R_{b2}) ]$$

$$\text{Thevenin resistance: } R_{bb} = R_{b1} \parallel R_{b2}$$

$$V_{bb1} = 3V, R_{bb1} = 13,333 \text{ Ohms}$$

$$V_{bb2} = 2.7V, R_{bb2} = 6k \text{ Ohms}$$

$$\text{After cancelling out Beta for the self-biasing design, } I_c = [ V_{bb} - 0.7 ] / R_{e1}$$

Once both transistors were operating in the active region, we worked with the BJT AC small signal models for the AC circuit to find the gain and  $R_i/R_o$ . The derived equations are:

$$\text{Some parallel combinations: } R_{E1} = R_{e1} \parallel R_{e2}, R_{E2} = R_{e3} \parallel R_L$$

$$r_{\pi} = \beta / g_m = \beta / (I_c / V_T)$$

$$r_{\pi1} = 4,655 \text{ Ohms}$$

$$r_{\pi2} = 2,697 \text{ Ohms}$$

$$R_i = R_{in1} = R_{b1} \parallel R_{b2} \parallel [r_{\pi1} + (1 + \beta_1) R_{E1}] = \mathbf{6.93k \text{ Ohms}}$$

$$R_{in2} = R_{b3} \parallel R_{b4} \parallel [r_{\pi2} + (1 + \beta_2) R_{E2}] = 5.5k \text{ Ohms}$$

$$\text{Voltage Gain: } A_v = V_o/V_s = - [R_{c1} \parallel R_{in2}] / R_{E1} = \mathbf{15V/V (23.5dB)}$$

$$R_o = R_{e3} \parallel \{ [(R_{c1} \parallel R_{b3} \parallel R_{b4}) + r_{\pi2}] / (1 + \beta_2) \} = \mathbf{50 \text{ Ohms}}$$

$$R_{out} = (R_s + R_{b1} \parallel R_{b2} \parallel [r_{\pi1} + (1 + \beta_1) R_{E1}])$$

$$2\pi(\mathbf{50Hz}) = 1 / \{ [R_{out} \parallel R_{E2}] * C_{high} \}$$

$$\mathbf{C_{high} = 32\mu F}$$

$$2\pi(\mathbf{7kHz}) = 1 / \{ [R_{c1} \parallel R_{in2}] * C_{low} \}$$

$$\mathbf{C_{low} = 9.8nF}$$

## Circuit Simulation

### Bode Plot




Figure 2

### Phase Plot




Figure 3

- $\beta = 100$   
 $A_v = 23.5 \text{ dB}$
- $\beta = 50$   
 $A_v = 23.0 \text{ dB}$
- $\beta = 200$   
 $A_v = 23.8 \text{ dB}$

After changing the properties of the transistor in the PSPICE model, we can conclude that the circuit is Bias stable for all variations of Beta because at most it had a 0.5dB difference.

We can model the input and output resistance by simulating the AC voltage signal divided by the current in PSPICE.

### Input Resistance




Figure 4

### Output Resistance





Figure 5

## Experimental Results

In order to build the circuit, we were limited to a 50mV P-P AC signal source so we used a voltage divider to get the 20mV signal we require for our testing. The voltage divider used a 3.3k resistor in series with a 3.22k resistor in parallel with  $R_{in}$  of the circuit to get  $(0.4 * 50mV) = 20mV$ .


AC input signal



**Figure 6**

We used 1000uF capacitors for coupling because it was available in lab and will not affect frequency range our circuit is designed for. If the capacitance is too large it will start to distort the signal as the frequency increases. We then calculated the different break frequencies, and found the appropriate capacitors to use in order to achieve them. We then calculated the resistors needed for the correct gain and input/output resistances, and built our circuit on a breadboard. Finally, we tested our circuit in reality, and the results were fairly close to what we were expecting.

Frequency	Input Voltage	Output Voltage	$V_o/V_s$	Gain(DB)
50	20	120	6	15.56303
80	20	200	10	20
100	20	220	11	20.82785
200	20	270	13.5	22.60668
500	20	320	16	24.0824
1000	20	330	16.5	24.34968
2000	20	320	16	24.0824
5000	20	300	15	23.52183
10000	20	265	13.25	22.44432
20000	20	200	10	20
50000	20	130	6.5	16.25827
100000	20	80	4	12.0412



**Figure 7**

There were slight variations, probably due to a large variety of reasons such as theoretical resistances not being the same as actual ones, as well as capacitances. As you can see in the table below, all of our results were close and still worked within the constraints. Another possible reason for differences is variations in  $\beta$  because not all transistors have the same  $\beta$ , but this did not make a significant difference in reality or our PSPICE model.