

Single and Pipelined Datapaths (10pts)

2. Assume that the execution time of individual steps of an instruction execution are like below:

IF	ID	EX	MEM	WB
100ps	120ps	220ps	300ps	120ps

a. If you design a single-cycle processor with the above latency information, what is the clock latency?

clock latency is the sum of all the steps.
 $100 + 120 + 220 + 300 + 120 = 860 \text{ ps}$

b. If you design a five-stage pipelined processor with the above latency information, what is the clock latency?


The clock latency would be the maximum sized time step.
This would be the memory step
So the clock latency is 300ps.

Single-cycle MIPS Architecture (10pts)

1. Assume that core components of single-cycle processor (shown below) have the following latencies:

I-Mem	Adder	Mux	ALU	Regs Rd/Wr	D-Mem	Sign-Extend	Shift-Left-2
40ps	50ps	20ps	100ps	80ps/60ps	200ps	20ps	20ps

Single-cycle processor data path:



Suppose that this data path executes only two types of instruction:

sub \$rd, \$rs, \$rt

lw \$rt, offset(\$rs)

What would be the clock period to correctly execute the two instructions on the above single-cycle processor? Assume that PC register doesn't take any latency (i.e. Propagating a new PC value to I-Cache/I-Mem doesn't take any cycle).

40ps \$rd 80ps
 $mux + AW = 20 + 100 = 120 \text{ ps}$
 $mux + WR = 20 + 60 = 80 \text{ ps}$
Total = $40 + 80 + 120 + 80 = 320 \text{ ps}$

$I_{Mem} = 40 \text{ ps}$
For the input at \$rs = 80ps
Lastly for Dmem = 200ps
 $Total = 200 + 80 + 40 + 80 + 120 = 520$

$520 > 320 \therefore \text{Clock Period} = 520 \text{ ps}$

7