

**Title:**

Introduction to Design of Pulse Counters for Distance and Pulse Width/Rate Measurements.

**Introduction:**

The main objective of this experiment is to familiar with pulse counter, their applications in defense and bioengineering for distance measurement and pulse monitoring of heart, designing pulse counter and implementing it in FPGA or CPLD.

**Theory and Methodology:**

### **Apparatus:**

1. A Windows-based (XP or 7 or 10) PC with standard word processors (i.e. Microsoft Office) and PDF readers (i.e. Adobe Acrobat Reader/Writer, Foxit Reader/Phantom) installed.
2. Necessary EDA tools such Active-HDL, Precision RTL, ISE WebPack.

### **Precautions:**

A PC with a standard Anti-Virus program installed was used.

### **Simulation and Measurement:**

#### **//Half Period Measurement**

#### **//FSM:**

```
timeunit 1ns;  
timeprecision 1ps;
```

```
extern module FSM (  
input logic PULSE,  
input logic SYS_CLK,  
input logic A_RESET,
```

```
output logic INC,  
output logic SCLR,  
output logic LOAD  
);
```

```
module FSM(. *);
```

```
logic [2:0] P_STATE, N_STATE;  
always_comb  
begin: NSOL
```

```
begin: NSL
```

```

N_STATE='bx;

case(P_STATE)
2'b00: begin

if(PULSE)N_STATE=2'b01;
else N_STATE=P_STATE;
end
2'b01: begin

if(PULSE)N_STATE=P_STATE;
else N_STATE=2'b10;
end
2'b10: N_STATE=2'b00;

default: N_STATE=2'b00;
endcase
end:NSL

begin: OL

{INC,SCLR,LOAD}='b0;

case(P_STATE)
2'b00: SCLR=1'b1;
2'b01: INC=1'b1;
2'b10: LOAD=1'b1;
default;;
endcase
end: OL

end:NSOL

always@(posedge SYS_CLK, posedge A_RESET)
begin:PSR

if(A_RESET)P_STATE<=2'b00;
else
P_STATE<=N_STATE;
end:PSR

endmodule:FSM

```

## **//DATA\_PATH:**

**timeunit 1ns;**

**timeprecision 1ps;**

**module DATA\_PATH ( input logic SCLR, logic INC, logic LOAD, logic SYS\_CLK, output logic [4:0] OUT\_REG);**

**logic[4:0] COUNT;**

**always\_ff@(posedge SYS\_CLK)**

**begin:COUNTER**

**if(SCLR)COUNT<='b0;**

**else if(INC)COUNT<=COUNT+1;**

**end:COUNTER**

**always\_ff@(posedge SYS\_CLK)**

**begin: STORE**

**if(LOAD)OUT\_REG<=COUNT;**

**end: STORE**

**endmodule :DATA\_PATH**

## **//Top LEVEL**

**timeunit 1ns;**

**timeprecision 1ps;**

**module TOP\_HP ( input logic PULSE, input logic SYS\_CLK, input logic A\_RESET, output logic [4:0] OUT\_REG);**

**logic INC, SCLR, LOAD;**

**FSM f1(.\*);**

**DATA\_PATH d1 (.\*);**

**endmodule**




Figure : SOURCE CODE




Figure : Functional verification

```
//Transmit Echo
```

```
//TOP LEVEL
```

```
timeunit 1ns;
```

```
timeprecision 1ps;
```

```
module TOP_TR ( input logic PULSE_A, input logic PULSE_B, input logic SYS_CLK, input logic  
A_RESET, output logic [4:0] OUT_REG);
```

```
logic INC, SCLR, LOAD;
```

```
FSM f1(.*);
```

```
DATA_PATH d1 (.*);
```

```
endmodule
```

```
//FSM
```

```
timeunit 1ns;
```

```
timeprecision 1ps;
```

```
extern module FSM (input logic PULSE_A, logic PULSE_B, input logic SYS_CLK, input logic  
A_RESET, output logic INC, output logic SCLR, output logic LOAD );
```

```
module FSM(.*);
```

```
logic [2:0] P_STATE, N_STATE;
```

```
always_comb
```

```
begin: NSOL
```

```
begin: NSL
```

```
N_STATE='bx;
```

```
case(P_STATE)
```

```
2'b00: begin
```

```
if(PULSE_A)N_STATE=2'b01;
```

```
else N_STATE=P_STATE;
```

```
end
```

```
2'b01: begin
```

```

if(PULSE_A)N_STATE=P_STATE;
else N_STATE=2'b10;
end
2'b10: begin

if(PULSE_B)N_STATE=2'b11;
else N_STATE=P_STATE;
end
2'b11:N_STATE=2'b11;
default: N_STATE=2'b00;
endcase
end:NSL

begin: OL

{INC,SCLR,LOAD}='b0;

case(P_STATE)
2'b00: SCLR=1'b1;
2'b01: INC=1'b1;
2'b10: INC=1'b1;
2'b11: LOAD=1'b1;
default;;
endcase
end: OL

end:NSOL

always@(posedge SYS_CLK, posedge A_RESET)
begin:PSR

if(A_RESET)P_STATE<=2'b00;
else P_STATE<=N_STATE;
end:PSR

endmodule:FSM

```




Figure : Source Code




Figure : functional simulation

Reference:



1. *D.J. Smith, HDL Chip Design: A Practical Guide for Designing, Synthesizing & Simulating ASUC & FPGA using VHDL or Verilog , Madison, AL, USA, Doone Publications. 1996, 6<sup>th</sup> Printing-1999(minor revisions and code updates for FPGA synthesis)*