# MOSVLSIDESIGN

# TERMPROJECT8-BITWALLACETREEMULTIPLIER SUBMITTEDBY:JHALAKPATEL

# CONTENTS

1.OVERV	VIEW2
2.Descr	RIPTION2
3.Desig	NCOMPONENTS3-4
	3.1MirrorAdder
	3.2 True Single Phase Clocked Flip Flop
	3.3 Double Clocked CMOS Latch
4.Desig	NBLOCKS4-6
	4.1 Wallace Tree
	4.2LatencyPredictor
	4.3MergeAdder
	4.4ClockTree
5.ANALY	YSISANDCONCLUSION7
	5.1AreaAnalysis 5.2PowerAnalysis
	5.3TimingAnalysis
FIGURES	8
	1. Wallace Tree Multiplier with Adaptive Clocking3
	2.8x8WallaceTreeMultiplier4
	3. LatencyPredictorBlock5
	$4. Clock Tree for the Complete Design. \\ \\ 6$
	5.FloorPlanning7

#### 1.OVERVIEW

In this project, we have implemented 8 bit Wallace tree multiplier at scaled supply voltage with adaptive clock stretching. Multipliers are one of the most important parts in the signal processing or other computationally intensive applications. Therefore, we aimed at designing multiplier which operates a thigh speed, low power and occupies optimal area. We have used 180 nm technology for the project. For this project, we have created the library of blocks from scratch. We have used various novel blocks to realize the complete design such as Mirror Adder, True Single Phase Clock Flip Flop, Doubled CMOS Clocked latch. We have done the characterization of the component, the schematic and layout implemented using Cadence tools. For verifying the HSPICENet list, we have used Nano Sim for functional simulation as well as for Power, Area and timing analysis.

ProcessTechnology	180nmTechnology
FinalAreaofChip	162x185um-square
NumberofPMOS	1358
NumberofNMOS	1420
TotalNumberofTransistors	2778
PowerDissipation*	2.75mW
Voltage	1.8V
ClockFrequency*	333MHz

<sup>\*</sup>AllthePowerandTimingCalculationsareforExtractedDesign

#### 2.Description

Our design takes two 8 bits binary numbers a sinput s formultiplication operation. The input sign of the property of the proto the system as fed with a tclock pulse of 3 ns for the optimal operation of the design. Firstly, theinputstothedesignarelatchedusingInputFlipFlopstagewhichareclockedbygated clockrisingedge(i.e.ComingfromtheLatencyPredictorBlock). The clocking is done through the clock coming out of clock tree which ensures that the clock is not skewed or distorted. LatchedoutputsofthefirstlatcharefedtoANDarraytogenerate64bitpartialproducts. The partial products produced are fed to the Wallace tree which basically has Layers of Adder which compresses the inputs and propagate the carry to the next stage. The output of the WallacetreearelatchedusingtheintermediatestageFlipFlopstage.AfterSamplingthe outputattheintermediatestage, the middle bits are decoded using the LatencyPredictorBlock(LPB), which basically generates the enablesignal to stall clock. The output of the LPB isgatedwiththeinputclocktogeneratethe enabled clock whichisfedtoallthethreelatches i.e.input,intermediateandoutputlatch. Theoutputsampledfromthemiddlelatchisfedto themergeadder. Wehaveimplemented mergeadder using ripple carry adder which produces the final 16 bit output which are latched by the output Flip Floptogenerate the final output.

Inourimplementationweareimplementingeachmultiplicationwithlatencyof3or4(with the stretchedclock)clockcycles.Butduetopipeliningofcomputationalblock(combinationlogic), weareabletogethigher throughputi.e.Oneoutput per clockcycle.

# $\underline{AdvantagesofAdaptiveClocking:}$

In our design, we have reduced the critical path in the merge adderstage, so that we can operate the clockathigher frequency at lower voltage. We also made observation that in the absence of the adaptive clocking, in order to operate the circuit at same frequency we need to apply higher supply voltage. The adaptive clocking helpedus to scale down the operating voltage.




Figure 1: Wallace Tree Multiplier with Adaptive Clocking (Block Diagram)

# 3. DesignComponents:

#### 3.1 Mirror Adder

We have Implemented Full adder as a Mirror Adder. Mirror adder is comparatively more faster than the normal full adder circuit. Due to its symmetric nature, rise time and fall time for the mirror is almost the same as we have properly sized our NMOS and PMOS.

Mirror Adderprovides its benefits in the carry generation circuitry as there are maximum of two transistors in series for the carry generation path. We have optimized the transistors in the carry stage for optimal operation of the adder.

 $\label{lem:prop:continuous} Due to symmetric nature of the circuit, the PMOS pullup network was designed and then mirror edacross the horizontal axis to facilitate the creation of NMOS pull downnetwork. Which merely required changing the diffusion types and re-sizing the active areas to ensure the proper size ratio.$ 

#### 3.2. TSPCFlipFlop

WehaveImplementedtruesinglephasedclockFF, whichactsasaMasterSlaveFF.We

have proposed the use of dynamic circuit based FF which comparatively has less delay than the Static CMOS based D-Flip Flop. The TSPCFF used as Edge Triggered D flip-flop operates at high speed using dynamic logic. The digital output is stored on the parasitic device capacitance while the device is not transitioning. The charge based storage limits the usage of such FF for static or low clock speed circuits. However, we were encouraged to use the dynamic circuit based FF as we planned to operate our circuit at higher clock frequency, such that the FF is clocked fast enough. As by operating a higher frequency we avoided the leakage condition for the parasitic capacitance which could have caused the FF to enterinvalid states.

When the clock is low, the master stage is transparent and latches the outputs when the level goeshigh, the Slave stage reflects the latched output in the previous stage. For error free operation of the FF, clock pulse width should be more than delay of the slave stage.

#### 3.3 Double C2MOS

We have implemented negative latch using Doubled C2MOS. Using Dynamic logic based latchen abled us to use it for fasters witching operations. In addition to the advantage of the higher operation speed, it has only 6 transistor count, which helped in a reared uction as compared to tradition D-latch formed using Static CMOS logic (i.e. NOR based or NAND based Latch)

# 4.DesignBlocks

# 4.1 Wallace Tree

Wallace tree is efficient hardware implementation for N-bit multiplication. In our case we have designed Wallace tree multiplier for two 8 bit inputs. First we have generated 64 bit partial products by AND ing the combination of input bits. In the next stage the tree reduces the partial products by compression (addition) using the 4 layers of Full Adder and Half Adders. Full Adder can be thought of as a 3:2 bit compressor which reduces the partial product inputs. At the end of the Wallace Tree stage, we get the 26 bit compressed output which can be used for further computation.




Figure 2:8x8WallaceTreeMultiplier(LogicalOverview)

# 4.2 Latency Predictor

The latency Predictor block decodes the intermediate inputs to predict if the current computation requires clock stretching or not. We have XOR ed the intermediate inputs to evaluate the carry propagation bit, which is AND ed with the corresponding output of the other XOR gates. We have used positive edge triggered D-Flop Flop to feed back the enable output bit of the previous cycletogenerate the correct value of enable in the current cycle. It also ensures that for the next clock cycle, enable bit is set to '1' again, so that we can get accurate stalling for one additional clock cycle.

The Latency Predictor block also includes an egative D-latch (C2MOS latch) which latches the enable bit output at the negative clock level, thus it remains latched during the next positive clock cycle.




Figure3:LatencyPredictorBlock

The circuital lows computation of the enable signal before the next set of inputarrive i.e. At the next rising edge of the clock, which is extremely critical for the success of our design methodology. The value of the enable latched in the negative clock cycle is used to determine whether the output register will be written at the next rising edge of the clock or be delayed by one clock cycle to implement clock stretching. We have used clock gating to generate the final enabled clock signal to disable the write operation to the input, output and intermediate latch

#### 4.3 Merge Adder

WehaveusedRippleCarryaddercircuitryforaddingthelatchedoutputbitofthe Wallacetree.Itactasamergeadderwhichaddsthe25-bitsnumbers.Eachfulladderinputsa Cin whichis Cout thepreviousaddersuchthateachcarrybit\*ipples\*tothenextfulladder. WehavefirstadderasaHalfAdderas Cintothefirststageis\*0."

We have chosen ripple carry adder a sit was simple which allowed us fast design time. Also the transistor count in case of ripple carry adder is less as compared to other adders such as carry-select adder.

#### $\underline{DelayAnalysis} for the MergeAdder$

Merge Adder has 25 Adders Stages which needs to propagate the carry to generate the final stable outputs which can be latched at the later stage. In order to evaluate the worst case

time (critical delay) for the merge adderstage, considering the carry is propagated through all the adderstages:

tdelay = > 2 (from the input to carry in the first adder) + 19\*3 (for carry propagation in the lateradders) = > 57 gate delays

 $In order to minimize the worst case delay or the critical path delay, we have implemented \\ Latency Predictor Block \ref{Block} which basically analyzes middle bits (C8-P9C9-P10C10-P11 C11-P12) for the carry propagation, we stall the clock for an extra clock cycle for the Merge Adder computation if the reis carry propagation. Thus the total delay remains 57 gate delays, which takes two clock cycles delay for calculations.$ 

Incase of no carry propagation, we consider the critical pathup-to the middle addersuch that the total delay is 28 gate delay, which enables us to operate the circuit at higher clock rate.

# $\underline{ClockPeriodCalculations}$

Probability of Carry Propagation\*2 clock cycle+Probability of No Carry Propagation\*1 clock cycle => 0.125\*2+0.875\*1 => 1.125 CLOCK (EFFECTIVE CLOCK CYCLE)

# 4.4 Clock Tree

 $\label{thm:clcck} The clck_enable signal ($\it clk\_enable$) generated after the clck gating is used to synchronize all the three latches used in the design. The $\it clk\_enable$ is ginalisfed to optimal size buffers tages to generate the final clock outputs for all the individual latches. The buffer stages are laid down in the layout such that there is no distortion clock strength of the clock driving different latches. Our layout strategy also ensures minimum skew between the different clock driving the latches.$ 




Figure 4: Clock Tree for the Complete Design

# 5. Analysisand Conclusion:

# ${\it 5.1 Area Analysis}$

DimensionofFullAdder:14.75 x 6.5um-square

Dimension of TSPCL atch: 7.5 x $\gamma.oum$ -square

Dimension of Complete Design: 162 x 185 um-square

Layout Approach: In the design, we have have tried to optimize the performance of the circuit by laying out the all the three latches more closer to each other. We have accomplished it by laying out the Adder Tree (compressor) inform of a Cshaped structure. By using such layout technique, we succeeded to place the all the three latches more closer to each other. Routing and Placement of the the clock Tree also played a critical role in over all performance of the design. Due to the congestion of signals, we have used up to 4 metallayers while routing different components.

 $Power and Ground Routing: We have used metal 11 layer for complete Power and Ground routing. We have followed Grid \ref{Topology} to route those signals.$ 




Figure5:FloorPlanning

# 5.2 Power Analysis

TSPCMasterSlaveFFPowerConsumption

 $AverageBlockPower: \gamma.o_5uW$ 

Mirror Adder Power Consumption

AverageBlockPower: 8.83uW

RMSBlockPower:65.75uW

RMSBlockPower: 76.61uW

Complete Design Power Consumption

Average Block Power: 2.75 om W

RMSBlockPower: 3.755mW

# 5.3 Timing Analysis

Schematic Operating Frequency: 500 MHz

Extracted Layout Operating Frequency: 333MHz

 $\label{lem:control_control_control} Extracted layout operates as lower frequency as compared to the schematic as we have accounted for the parasitic capacitance between various metallayers and components. The extracted layout model also considers the routing delay and the resistance between various "via-s" while transitioning from one metal to another. It also accounts for the delay in supply netsi.e. Power and Ground signals due to routing to pology.$