{"payload":{"header_redesign_enabled":false,"results":[{"id":"25005970","archived":false,"color":"#555555","followers":5,"has_funding_file":false,"hl_name":"jhallen/orcad-tools","hl_trunc_description":"Generate Verilog from old DOS OrCAD schematics","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":25005970,"name":"orcad-tools","owner_id":9116982,"owner_login":"jhallen","updated_at":"2016-01-29T19:40:19.161Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":103,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajhallen%252Forcad-tools%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/jhallen/orcad-tools/star":{"post":"ewbuRJjoqm7dZSgkFt9wI4t9d2dnATFC1mob4TVGwfRbY8W920xawy3gYq4svaJOUJYLM5Un9--nZrDcHFz7GQ"},"/jhallen/orcad-tools/unstar":{"post":"MXRCHt4w_9bP_Sqz5R4kaRenYl-BotIXdO1xK7J7PiTUYCLZF3S7BlPNvROcDKxSRJ2encKVM-h51lY-MIRPYA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"oKNLyC8bL6BIdn-AFxH_ZVg9y9AxQOnNbCWIlJ3SMidxa72ct5dQ6OSJPaFdKQutLQ9Xj9xBiS7r1ZvudHIZDw"}}},"title":"Repository search results"}