# MIPS Reference Data

1

					WY .
CORE INSTRUCT	ION SE				OPCODE
NAME, MNEMO	ONIC	FOR MAT			/ FUNCT (Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 <sub>hex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 <sub>hex</sub>
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c <sub>hex</sub>
Branch On Equal	beq	ľ	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	lbne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	$2_{\text{hex}}$
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	$3_{\text{hex}}$
Jump Register	jr	R	PC=R[rs]		$0/08_{hex}$
Load Byte Unsigned	lbu	I	$R[rt]={24'b0,M[R[rs] + SignExtImm](7:0)}$	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	$R[rt]=\{16'b0,M[R[rs] + SignExtImm](15:0)\}$	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{hex}$
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 <sub>hex</sub>
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$
Or	or	R	R[rd] = R[rs]   R[rt]		$0/25_{hex}$
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm	(3)	$d_{hex}$
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	0(2)	$a_{hex}$
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6)	b <sub>hex</sub>
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		$0 / 00_{hex}$
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		$0/02_{hex}$
Store Byte	sb	1	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>
Store Conditional	sc	1	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	38 <sub>hex</sub>
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b <sub>hex</sub>
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 <sub>hex</sub>
Subtract Unsigned	subu		R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>
	(2) Sign (3) Zero	nExtli oExtli	e overflow exception nm = { 16{immediate[15]}, imme nm = { 16{1b'0}, immediate } ddr = { 14{immediate[15]}, immediate[15]}		

- (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

## **BASIC INSTRUCTION FORMATS**

JIO 11	1011100110						
R	opcode	rs	rt	rd	shamt	funct	
	31 26	25 21	20 16	15 11	10 6	5	0
I	opcode	rs	rt		immediate	e	
	31 26	25 21	20 16	15			0
J	opcode			address			
	31 26	25					0

#### **ARITHMETIC CORE INSTRUCTION SET**

				/ FMT /I
		FOR-		/ FUNC
NAME, MNEMO		MAT		(Hex)
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]  (6)	
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10/-
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11/-
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])?1:0	11/10/-
FP Compare Double	c.x.d*	FR	FPcond = $({F[fs],F[fs+1]}) op$ ${F[ft],F[ft+1]})?1:0$	11/11/-
* $(x \text{ is eq, lt, } 0)$	orle) (	op is	==, <, or <=) ( y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10/-
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11/-
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10/-
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11/
FP Subtract Single	sub.s	FR	F[fd]=F[fs]-F[ft]	11/10/
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11/
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//-
Load FP Double	ldcl	I	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4]	35//-
Move From Hi	mfhi	R	R[rd] = Hi	0 //
Move From Lo	mflo	R	R[rd] = Lo	0 //
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0/
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0//
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0//
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	0//
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//-
Store FP Double	sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1]	

OPCODE

### **FLOATING-POINT INSTRUCTION FORMATS**

FR	opc	ode	fn	nt	ft	П	fs		fd		fun
	31	26	25	21 20	15-1	16	15	11	10	6 5	
FI	opc	ode	fn	nt	ft				immedi	iate	
	31	26	25	21 20		16	15				

#### **PSEUDOINSTRUCTION SET**

4	-0501101110011011011		
	NAME	<b>MNEMONIC</b>	<b>OPERATION</b>
	Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
	Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
	Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
	Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
	Load Immediate	li	R[rd] = immediate
	Move	move	R[rd] = R[rs]

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROS
NAME	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at 1 \$v0-\$v1 2-3		Assembler Temporary	No
		Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

			OLON A		CVMD	OI S		$\odot$	
OPCOL	DES, BAS	E CONVER (2) MIPS	SION, A		Hexa-			Hexa-	ASCII
	funct	funct	Binary	Deci-	deci-	Char-	Deci-	deci-	Char-
opcode (31:26)	(5:0)	(5:0)	Dinary	mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	@
(1)	011	sub.f	00 0001	1	1	SOH	65	41	A
j	srl	mul.f	00 0010	2	2	STX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	C_
beq	sllv	sqrt.f	00 0100	4	4	EOT	68 69	44 45	E
bne		abs.f	00 0101	5	5	ENQ ACK	70	46	F
blez	srlv	mov	00 0110	6 7	6	BEL	71	47	Ĝ
bgtz	srav	neg.f	00 1000		8	BS	72	48	-H-
addi addiu	jr jalr		00 1001	9	9	HT	73	49	I
slti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	С	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N O
lui	sync	floor.w.f	00 1111	15	f	SI	79 80	$\frac{4f}{50}$	- <del>P</del>
	mfhi		01 0000	16	10 11	DLE DC1	81	51	Q
(2)	mthi	•	01 0001 01 0010	17 18	12	DC2	82	52	Ř
	mflo	movz.f	01 0010	19	13	DC3	83	53	S
	mtlo	movn.f	01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	la	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	_[_
			01 1100	28	lc	FS	92	5c	\
			01 1101	29	1d	GS	93	5d 5e	Ì
			01 1110 01 1111	30 31	le lf	RS US	95	5f	
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	
lh	addu	cvt.s.f	10 0000	33	21	!	97	61	a
lwl	sub	cvc.a.	10 0010	34	22	. ,	98	62	b
lw	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	е
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	,	103	67	g
sb			10 1000	40	28	(	104	68	h
sh			10 1001	41	29	)	105	69	i
swl	slt		10 1010	42	2a	*	106	6a	j
5 W	sltu		10 1011	43	2b		107	6b	k
			10 1100	44	2c	,	108	6c	1
			10 1101	45 46	2d	-	109	6d	m
cache			10 1110 10 1111	47	2e 2f	į	110	6e 6f	n
11	tge	c.f.f	11 0000		30	<del>-</del> 6	112	70	0
lwc1	tgeu	c.un.f	11 0001	49	31	ì	113	71	p q
lwc2	tlt	c.eq.f	11 0010		32	2	114	72	r
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	s
	teq	c.olt.	11 0100	52	34	4	116	74	t
ldc1		c.ult.f	11 0101	53	35	5	117	75	u
ldc2	tne	c.ole.f	11 0110		36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	w
sc .		c.sf.	11 1000		38	8	120	78	х
swc1		c.ngle.f	11 1001	57	39	9	121	79	У
swc2		c.seq.f	11 1010		3a	:	122	7a	Z
		c.ngl.f	11 1011	59	3b		123	7b	
sdc1		c.lt.f	11 1100		3c	<	124	7c	
sdc1		c.nge.f c.le.f	11 1101   11 1110	61 62	3d 3e	=	125	7d	}
JUL		c.re.j c.ngt.f	11 1111	63	3e 3f	> ?	126	7e 7f	~ DEL
		== 0		0.5	31	1	1121	/1	DEL

(2) opcode(31:26) =  $17_{\text{ten}} (11_{\text{hex}})$ ; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f$  = s (single);

if  $fmt(25:21) == 17_{ten} (11_{hex}) f = d (double)$ 

#### **IEEE 754 FLOATING-POINT STANDARD**

3


 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

## **IEEE Single Precision and Double Precision Formats:**

IEEE 754 Symbols Exponent Fraction Object 0 ± 0 Õ ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. MAX 0 ±∞ MAX **≠**0 NaN S.P. MAX = 255, D.P. MAX = 2047

> Memory Addresses

4



#### **DATA ALIGNMENT**

			Doub	le Word	i			
	Wo	rd		Word				
Halfword		Half	word	Half	fword	Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	

Value of three least significant bits of byte address (Big Endian)

#### **EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**

Reserved

B		Interrupt Mask		Exception Code			
31	15		8 6		2		
		Pending		U	E	I	
		Interrupt		M	L	E	
	15		8	4	1	0	

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

## EXCEPTION CODES

CEPIN	JN CC	DE2			
Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Вр	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

ILI IXLO	PRE-	DISK, COL	PRE-	ation,	PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FlX	SIZE	FlX
$10^3, 2^{10}$	Kilo-	1015, 250	Peta-	10-3	fffffr.	10-15	
10 <sup>6</sup> , 2 <sup>20</sup>		1018, 260	Exa-	10-6	micro-	10-18	atto-
$10^9, 2^{30}$		$10^{21}, 2^{70}$		10-9		10-21	
$10^{12}, 2^{40}$	Tera-	$10^{24}, 2^{80}$		10-12	pico-	10-24	yocto-

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.