

Caches and Virtual Memory

8.32 A 4-way set associative cache has a size of 32 KB and a block size of 64 bytes. The number of bits in an address is 32. Determine the number of bits for the tag, index, and block offset.

number of sets in cache:

$32768 \div 64 = 512$ blocks (32 KB = $32 \times 1024 = 32768$ Bytes. Cache size divided by block size)

$512 \div 4 = 128$ sets (number of blocks divided by set associativity)

number of bits for cache index:

$\log_2 128 = 7$ bits (log base 2 of number of sets)

number of bits for block offset:

$\log_2 64 = 6$ bits (log base 2 of cache block size)

number of bits for cache tag:

$32 - 7 - 6 = 19$ bits

8.33 Consider a 2-way set associative cache with a 14-bit tag, 8-bit index, and 4-byte block size. Suppose that all of the valid cache entries are as shown in the table.

Tag	Index	Data			
		Byte 00 ₂	Byte 01 ₂	Byte 10 ₂	Byte 11 ₂
01010101011110 ₂	00000000 ₂	DE ₁₆	AD ₁₆	BE ₁₆	EF ₁₆
11110110110111 ₂	00000000 ₂	ED ₁₆	DA ₁₆	EB ₁₆	FE ₁₆
01010101011110 ₂	00000001 ₂	A0 ₁₆	A1 ₁₆	A2 ₁₆	A3 ₁₆
11111111000000 ₂	00000001 ₂	0A ₁₆	1A ₁₆	2A ₁₆	3A ₁₆
01010101011110 ₂	01111110 ₂	90 ₁₆	91 ₁₆	92 ₁₆	93 ₁₆
11111001011110 ₂	01111110 ₂	09 ₁₆	19 ₁₆	29 ₁₆	39 ₁₆
01010101011110 ₂	01111111 ₂	B0 ₁₆	B1 ₁₆	B2 ₁₆	B3 ₁₆
11110000111100 ₂	01111111 ₂	0B ₁₆	1B ₁₆	2B ₁₆	3B ₁₆
01010101011110 ₂	10000000 ₂	C0 ₁₆	C1 ₁₆	C2 ₁₆	C3 ₁₆
01100110001011 ₂	10000000 ₂	0C ₁₆	1C ₁₆	2C ₁₆	3C ₁₆
01010101011110 ₂	10000001 ₂	D0 ₁₆	D1 ₁₆	D2 ₁₆	D3 ₁₆
11010100010110 ₂	10000001 ₂	0D ₁₆	1D ₁₆	2D ₁₆	3D ₁₆
01010101011110 ₂	11111111 ₂	E0 ₁₆	E1 ₁₆	E2 ₁₆	E3 ₁₆
11110110101111 ₂	11111111 ₂	0E ₁₆	1E ₁₆	2E ₁₆	3E ₁₆

- Determine the number of blocks in the cache.
- Determine the number of blocks in memory.
- Determine the cached value for the byte at address 557A02₁₆ if present.
- Determine the cached value for the byte at address FFFFFFFF₁₆ if present.

(a)

$$2^8 = 256 \text{ sets}$$

$$2 \times 256 = 512 \text{ blocks}$$

(b)

$$2^{14+8+2} = 2^{24} = 16777216 \text{ bytes}$$

$$2^{24} \div 2^2 = 2^{22} = 4194304 \text{ blocks}$$

(c)

$$557A02_{16} = \begin{array}{ccc} 14 \text{ bits tag} & 8 \text{ bits index} & 2 \text{ bits block offset} \\ (01010101011110 & | & 10000000 & | & 10 &)_2 \\ \text{data: } C2_{16} & & & & & \end{array}$$

(d)

14 bits tag 8 bits index 2 bits block offset
 $FFFFFF_{16} = (11111111111111 \mid 11111111 \mid 11)_2$

Cached value for address $FFFFFF_{16}$ is not present in the table, cache miss.

8.34 Consider the code fragments A and B, as given in Listings 8.1 and 8.2, where the variable *a* is declared as

```
double a[1024][1024];
```

Determine the number of cache misses that occurs during the execution of each of the code fragments A and B, subject to the following assumptions:

- the system has a 8 KB direct-mapped cache with a block size of 64 bytes;
- the cache is initially empty;
- the variables *sum*, *i*, and *j* are kept in registers for the duration of the code fragment execution, so that accesses to these variables do not impact caching;
- an object of type **double** requires 8 bytes of storage (i.e., **sizeof(double)** is 8);
- the array *a* is aligned on a 64-byte boundary; and
- while the code fragment is running, no other code executes.

Listing 8.1: Code fragment A

```
1 sum = 0.0;
2 for (int i = 0; i < 1024; ++i) {
3     for (int j = 0; j < 1024; ++j) {
4         sum += a[i][j];
5     }
6 }
```

Listing 8.2: Code fragment B

```
1 sum = 0.0;
2 for (int i = 0; i < 1024; ++i) {
3     for (int j = 0; j < 1024; ++j) {
4         sum += a[j][i];
5     }
6 }
```

$$8KB = 8 \times 1024 = 2^3 \times 2^{10} = 2^{13} = 8192 \text{ bytes}$$

Code fragment A:

number of cache block

$$8192 \div 64 = 2^{13} \div 2^6 = 2^7 = 128 \text{ blocks}$$

number of objects for each cache block

$$64 \div 8 = 8 \text{ objects}$$

number of cache misses for each $a[i]$

$$1024 \div 8 = 2^{10} \div 2^3 = 2^7 = 128 \text{ cache misses}$$

total number of cache misses for 1024 objects

$$1024 \times 128 = 2^{10} \times 2^7 = 2^{17} = 131072 \text{ cache misses}$$

Code fragment B:

total number of cache misses for 1024×1024 objects

$$2^{17} \times 2^{10} = 2^{27} = 134217728 \text{ cache misses}$$

8.36 Consider a system with 24-bit virtual addresses, 16-bit physical addresses, and a 1 KB page size. Determine the number of virtual and physical pages, and the number of bits in a virtual page number, physical page number, and page offset.

$$\text{page size: } 1 \text{ KB} = 2^{10} = 1024 \text{ bytes}$$

number of virtual pages:

$$2^{24} \div 2^{10} = 2^{14} = 16384$$

(number of virtual addresses divided by page size)

number of bits in a page offset:

$$\log_2 1024 = 10 \text{ bits}$$

(log base 2 of page size)

number of bits in a virtual page number:

$$24 - 10 = 14 \text{ bits}$$

number of physical pages:

$$2^{16} \div 2^{10} = 2^6 = 64$$

(number of physical addresses divided by page size)

number of bits in a physical page number:

$$16 - 10 = 6 \text{ bits}$$

8.37 Consider a system where the sizes of a virtual page number (VPN), physical page number (PPN), and page offset (PO) are 14, 6, and 10 bits, respectively. Suppose that the page table contains the following information for address translation and protection:

VPN	PPN	Flags
00000000000001 ₂	001000 ₂	present, readable, not writable, executable
00000000000010 ₂	001001 ₂	present, readable, not writable, not executable
00000000000011 ₂	001010 ₂	present, readable, writable, not executable
11111111111100 ₂	001111 ₂	present, readable, writable, not executable
11111111111101 ₂	001110 ₂	present, readable, writable, not executable
11111111111110 ₂	001101 ₂	present, readable, writable, not executable
11111111111111 ₂	001100 ₂	present, readable, writable, not executable

Determine the result of the address translation and protection check for each of the following accesses to memory:

- (a) a data read (1 byte) at address 000000000000000000000000₂;
- (b) a data write (2 bytes) at address 000000000000110011001100₂; and
- (c) an instruction fetch (2 bytes) at address 111111111111100000000000₂.

(a)

14 bits VPN 10 bits PO
(0000000000000000 | 0000000000)₂
access violation(no address mapping)

(b)

14 bits VPN 10 bits PO
(000000000000011 | 0011001100)₂
physical address: 001010₂

(c)

14 bits VPN 10 bits PO
(111111111111111 | 0000000000)₂
access violation(physical adress: 001100₂ not executable)