Caches and Virtual Memory

8.32 A 4-way set associative cache has a size of 32 KB and a block size of 64 bytes. The number of bits in an address is 32. Determine the number of bits for the tag, index, and block offset.

number of sets in cache:

 $32768 \div 64 = 512$ blocks (32 KB = 32 \times 1024 = 32768 Bytes. Cache size divided by block size)

 $512 \div 4 = 128$ sets (number of blocks divided by set associativity)

number of bits for cache index:

$$\log_2 128 = 7$$
 bits (log base 2 of number of sets)

number of bits for block offset:

$$\log_2 64 = 6$$
 bits (log base 2 of cache block size)

number of bits for cache tag:

$$32 - 7 - 6 = 19$$
 bits

8.33 Consider a 2-way set associative cache with a 14-bit tag, 8-bit index, and 4-byte block size. Suppose that all of the valid cache entries are as shown in the table.

		Data			
		Byte	Byte	Byte	Byte
Tag	Index	002	012	102	112
0101010101111102	000000000_2	DE ₁₆	AD_{16}	BE ₁₆	EF_{16}
1111011011011112	00000000_2	ED ₁₆	DA ₁₆	EB ₁₆	FE ₁₆
0101010101111102	000000012	A0 ₁₆	A1 ₁₆	A2 ₁₆	A3 ₁₆
111111111000000 ₂	000000012	0A ₁₆	1A ₁₆	2A ₁₆	3A ₁₆
0101010101111102	0111111102	9016	9116	9216	9316
111110010111110 ₂	011111110_2	0916	1916	2916	3916
0101010101111102	0111111112	B0 ₁₆	B1 ₁₆	B2 ₁₆	B3 ₁₆
1111000011111002	0111111112	$0B_{16}$	1B ₁₆	2B ₁₆	$3B_{16}$
0101010101111102	10000000_2	C0 ₁₆	C1 ₁₆	C2 ₁₆	C3 ₁₆
011001100010112	10000000 ₂	0C ₁₆	1C ₁₆	2C ₁₆	3C ₁₆
0101010101111102	100000012	$D0_{16}$	D1 ₁₆	D2 ₁₆	D3 ₁₆
11010100010110 ₂	100000012	$0D_{16}$	1D ₁₆	2D ₁₆	$3D_{16}$
0101010101111102	1111111112	E0 ₁₆	E1 ₁₆	E2 ₁₆	E3 ₁₆
1111011010111112	1111111112	0E ₁₆	1E ₁₆	2E ₁₆	$3E_{16}$

- (a) Determine the number of blocks in the cache.
- (b) Determine the number of blocks in memory.
- (c) Determine the cached value for the byte at address 557A02₁₆ if present.
- (d) Determine the cached value for the byte at address FFFFFF16 if present.

(a)
$$2^8 = 256 \text{ sets} \\ 2 \times 256 = 512 \text{ blocks}$$

(b)
$$2^{14+8+2}=2^{24}=16777216 \ \text{bytes}$$

$$2^{24} \div 2^2=2^{22}=4194304 \ \text{blocks}$$

(c) $14 \ {\rm bits} \ {\rm tag} \qquad \qquad 8 \ {\rm bits} \ {\rm index} \quad 2 \ {\rm bits} \ {\rm block} \ {\rm offset}$ $557A02_{16} = (0101010111110 \quad | \quad 10000000 \quad | \quad 10 \quad)_2$ ${\rm data:} \ C2_{16}$

Cached value for address $FFFFFF_{16}$ is not present in the table, cache miss.

8.34 Consider the code fragments A and B, as given in Listings 8.1 and 8.2, where the variable a is declared as

```
double a[1024][1024];
```

Determine the number of cache misses that occurs during the execution of each of the code fragments A and B, subject to the following assumptions:

- · the system has a 8 KB direct-mapped cache with a block size of 64 bytes;
- · the cache is initially empty;
- the variables sum, i, and j are kept in registers for the duration of the code fragment execution, so that
 accesses to these variables do not impact caching;
- an object of type double requires 8 bytes of storage (i.e., sizeof (double) is 8);
- · the array a is aligned on a 64-byte boundary; and
- · while the code fragment is running, no other code executes.

Listing 8.1: Code fragment A

Listing 8.2: Code fragment B

$$8KB = 8 \times 1024 = 2^3 \times 2^{10} = 2^{13} = 8192$$
 bytes

Code fragment A:

number of cache block

$$8192 \div 64 = 2^{13} \div 2^6 = 2^7 = 128$$
 blocks

number of objects for each cache block

$$64 \div 8 = 8$$
 objects

number of cache misses for each a[i]

$$1024 \div 8 = 2^{10} \div 2^3 = 2^7 = 128$$
 cache misses

total number of cache misses for 1024 objects

$$1024\times 128 = 2^{10}\times 2^7 = 2^{17} = 131072 \text{ cache misses}$$

Code fragment B:

total number of cache misses for 1024×1024 objects

$$2^{17} \times 2^{10} = 2^{27} = 134217728$$
 cache misses

8.36 Consider a system with 24-bit virtual addresses, 16-bit physical addresses, and a 1 KB page size. Determine the number of virtual and physical pages, and the number of bits in a virtual page number, physical page number, and page offset.

page size: 1 KB =
$$2^{10}$$
 = 1024 bytes

number of virtual pages:

$$2^{24} \div 2^{10} = 2^{14} = 16384$$

(number of virtual addresses divided by page size)

number of bits in a page offset:

$$\log_2 1024 = 10$$
 bits

(log base 2 of page size)

number of bits in a virtual page number:

$$24 - 10 = 14$$
 bits

number of phyical pages:

$$2^{16} \div 2^{10} = 2^6 = 64$$

(number of physical addresses divided by page size)

number of bits in a physical page number:

$$16 - 10 = 6$$
 bits

8.37 Consider a system where the sizes of a virtual page number (VPN), physical page number (PPN), and page offset (PO) are 14, 6, and 10 bits, respectively. Suppose that the page table contains the following information for address translation and protection:

VPN	PPN	Flags
000000000000012	001000_2	present, readable, not writable, executable
00000000000010 ₂	0010012	present, readable, not writable, not executable
000000000000112	001010_2	present, readable, writable, not executable
111111111111100 ₂	0011111_2	present, readable, writable, not executable
11111111111111111111111111111111111111	001110_2	present, readable, writable, not executable
1111111111111102	001101_2	present, readable, writable, not executable
111111111111111111111111111111111111111	001100_2	present, readable, writable, not executable

Determine the result of the address translation and protection check for each of the following accesses to memory:

- (b) a data write (2 bytes) at address 00000000001100110011002; and
- (c) an instruction fetch (2 bytes) at address 111111111111111100000000002.

(a)

(b)

(c)