

# Resolving time beyond the sampling rate for MRCOFFEE

<sup>1,2</sup>Debadri Das, <sup>2</sup>Audrey C. Therrien, <sup>2</sup>Averell Gatton, <sup>2</sup>Ryan Coffee

<sup>1</sup>Stanford University, 450 Serra Mall, Stanford, CA 94305

<sup>2</sup>SLAC National Accelerator Laboratory, 2575 Sand Hill Rd, Menlo Park, CA 94025

## Introduction

MRCOFFEE is a 16 detector X-ray spectrometer whose key performance metric is to achieve a resolution better than 0.5 eV for 100 eV electrons which corresponds to a flight time resolution of under 50 ps. This is well beyond the sampling precision of our digitizers. We propose to “resolve” this problem by designing a high-speed analog preprocessing circuit upstream to the detectors, generating insightful data for subsequent post-processing/Machine Learning algorithms in the FPGA.

## Design Considerations

- The signal components with  $f < 20$  MHz only contribute signal power, hence not important for our application.
- The signal components with  $f < 2.5$  GHz contains the timing information.
- The sampling rate of our digitizers is 6 Gsam/sec  $\Rightarrow$  3 GHz bandwidth (Nyquist) and a resolution of 200 ps.
- The non-linear transformation between timing and energy resolution:

$$\Delta t \propto \frac{1}{\sqrt{E}} \Delta E$$

## Building Blocks

Element	Purpose
<b>Differentiator</b>	Eliminate DC <sup>1</sup> /LF <sup>2</sup> and create crossings
<b>RCLK</b>	Local clock for ramp generation (1 MHz)
<b>D Flip Flop</b>	Synchronization to beamline clock
<b>Schmitt Trigger</b>	Generate a control signal
<b>Switch</b>	Hold ramp according to the control signal
<b>Sample-and-hold circuit (dashed)</b>	Generate non linear transformation ramp

<sup>1</sup>Direct current  
<sup>2</sup>Low frequency

## Block Diagram and Process Flow





Figure 1: Sample and hold output



## Future Work & Conclusion

The immediate next step in the project will be to build all the simulated blocks with actual hardware and test.

The implementation of this hardware is extremely crucial in improving the performance of MRCOFFEE and the post-processing algorithms. Simulations suggest that, with the current designs, the resolution can reach 0.25 eV, which is even better than our current objective.

## References/Acknowledgements

- Machine Learning to digest CookieBox data, Audrey C. Therrien et al.
- Machine Learning at the edge: FPGA Implementation, Audrey C. Therrien et al.
- The CookieBox and Edge Machine Learning, Audrey C. Therrien et al.
- We are greatly thankful to Omar Quijano and Matt Weaver for insightful discussions and constant support.