



Production Chain in a Bakery - DEVS

Semester Project
Modeling and Simulation (2014W)

Submitted To:

Univ.-Lecturer
Franz Josef Preyser
Institut für Analysis und Scientific Computing
Faculty of Informatics

Submitted By:

Jawad Haider KAZMI (1328102),
Ishtiaq AHMAD (1229645) and
Ikram ULLAH (1329824)

March, 2015

Contents

1	Task-1 DEVS-Model for Baking Oven	1
1.1	Description	1
1.2	Paste arrive scenario	1
2	Task-2 : Implementation of Baking Oven Model in PowerDEVS	2
2.1	Paste structure	2
2.2	Paste Generator	2
2.3	Oven	5
3	Task-3 : Documentation	9
3.1	DEVS-Formalism	9
3.2	DEVS-Model for Baking Oven	10
3.3	Simulation Tool Experiences	10
3.3.1	The Model Editor	11
3.3.2	The Atomic Editor	12
3.3.3	Structure Generator	14
3.3.4	The Preprocessor	15
3.3.5	The Simulation Interface	15
3.3.6	A running instance of Scilab	15
4	Task 4 : Simulation Results	15

Summary

The task of this project is to implement an simple DEVS-Model of a baking-oven with a DEVS-able simulation. The implemented model is described as follows;

At a certain point in time, portion of a paste with the attributes mass m and (up to now accumulated) costs K arrives at the Oven. If the oven is currently in the waiting - state (i.e. process-phase $p=0$), then the paste attributes a stored in the oven state variables m and K and the process-phase p is incremented (i.e. $p:=1$). This is all done by the external transition function

$$\delta_{ext}$$

. If process phase $p=1$, the paste is baking for the duration

$$T_1$$

. That is, the next event to be triggered is an internal event, which happened exactly T_1 after the previous external event, where the paste arrived. This internal event leads to the execution of

$$\delta_{int}$$

, which adds the costs K_2 that arose from the baking phase to the accumulated costs K and increments the process phase p to $p=2$. $p=2$ means unloading-phase. The duration of the unloading phase is T_2 . Therefore after T_2 the next internal event is triggered which again results in the execution of

$$\delta_{int}$$

. But this time , there is an output to be generated as well. So right before

$$\delta_{int}$$

is executed, the output function λ computed an "output-message". In our case, the output represents the baked bread, which again has the attributes mass m and costs K . the mass stays the same, so m will be set to the value stored as state variable m . Since the unloading phase also produce costs, the costs K will be set to the value stored as state variable K plus the costs K_2 that arose in phase 2. After the output has been calculated, the internal transition function sets the state variables m and K to 0 also resets the process phase p to 0, meaning "waiting for the next paste to arrive."

1 Task-1 DEVS-Model for Baking Oven

1.1 Description

The task of this project is to implement an simple DEVS-Model of a baking-oven with a DEVS-able simulation. The implemented model is described as follows; At a certain point in time, portion of a paste with the attributes mass m and (up to now accumulated) costs K arrives at the Oven. If the oven is currently in the waiting - state (i.e. process-phase $p=0$), then the paste attributes a stored in the oven state variables m and K and the process-phase p is incremented (i.e. $p:=1$). This is all done by the external transition function

$$\delta_{ext}$$

. If process phase $p=1$, the paste is baking for the duration $T1$. That is, the next event to be triggered is an internal event, which happened exactly $T1$ after the previous external event, where the paste arrived. This internal event leads to the execution of

$$\delta_{int}$$

, which adds the costs $K2$ that arose from the baking phase to the accumulated costs K and increments the process phase p to $p=2$. $p=2$ means unloading-phase. The duration of the unloading phase is $T2$. Therefore after $T2$ the next internal event is triggered which again results in the execution of

$$\delta_{int}$$

. But this time , there is an output to be generated as well. So right before

$$\delta_{int}$$

is executed, the output function λ computed an "output-message". In our case, the output represents the baked bread, which again has the attributes mass m and costs K . the mass stays the same, so m will be set to the value stored as state variable m . Since the unloading phase also produce costs, the costs K will be set to the value stored as state variable K plus the costs $K2$ that arose in phase 2. After the output has been calculated, the internal transition function sets the state variables m and K to 0 also resets the process phase p to 0, meaning "waiting for the next paste to arrive."

1.2 Paste arrive scenario

We have implemented a **Queue** to handle the situation when the process phase p is not zero and a paste arrives. If p is not zero and a paste is ready , it is added to the queue. After the execution of internal function and completion of phase 2 , queue is checked , if it is not empty then paste is picked from the queue on the basis of first in first out (FIFO).

2 Task-2 : Implementation of Baking Oven Model in PowerDEVS

The DEVS model of the Baking Oven is shown in Fig. 1. The models shows that the implementation consists of four atomic models (**Paste Generator** , **Oven** , **Plot** and **Save to Disk**), two (**Paste Generator** and **Oven**) of which are programmed by us while the other two (**Plot** and **Save to Disk**) are used from the PowerDEVS's library. The **Paste Generator** generates random **Paste** with mass and processing times. The **Paste** is then processed (baked) in the **Oven** and a **Bread** is produced.




Figure 1: The Baking Oven Model in PowerDEVS

2.1 Paste structure

A structure is created to hold the parameters and to describe the paste. The definition of the structure is shown in the Listing 1.

```

1
2 struct Paste
3 {
4     double mass;           // Mass of the paste
5     double p1Time;         // Baking time required in P1
6     double p2Time;         // Baking time required in P2
7     double bakingCost;     // Baking cost
8
9     double tArrival;        // Arrival time
10    double tDeparture;      // Departure time (when baked as bread)
11 };

```

Listing 1: Paste structure

2.2 Paste Generator

The **Paste Generator** can be configured to produce randomly varying the values according to the configured parameters. In PowerDEVS IDE, the parameters

dialog box is for Paste Generator is shown in the Fig. 2.

Figure 2: Paste Generator parameters configuration dialog-box in PowerDEVS IDE

Listing 2 below, shows the state variables and objects used during the paste generation.

```

1
2  double sigma;           // The TA value
3
4  StochasticLib1 *stor;    // Lib for RN Generation
5  Paste* paste;           // The paste structure object
6
7  //Parameters
8  double maxOutputs;       // Max pastes to be generated

```

```

9  double massMax, massMin; // Mass
10 double p1Max, p1Min;    // P1 time
11 double p2Max, p2Min;    // P2 time
12 double genMax, genMin;   // Generation pause

```

Listing 2: State variables and objects

Listing 3 is the Initialization routine for the Paste Generator. The line 1,2 is the call for passing the parameters from the IDE to a list. This list is later used to assign the configured values to the state variable (line 5–13). Next, StochasticLib1¹ is initialized with a seed generated from the timer and a random number (15–16). The TA value state variable sigma is initialized to 0 (line 18). At the end, a summary of the configured parameters is printed into the log file (lines 21–27).

```

1  va_list parameters;
2  va_start(parameters,t);
3
4  maxOutputs=va_arg(parameters,double); //Max pastes
5
6  massMax=va_arg(parameters,double); //Max mass
7  massMin=va_arg(parameters,double); //Min mass
8  p1Max=va_arg(parameters,double); //Max p1 time
9  p1Min=va_arg(parameters,double); //Min p1 time
10 p2Max=va_arg(parameters,double); //Max p2 time
11 p2Min=va_arg(parameters,double); //Min p2 time
12 genMax=va_arg(parameters,double); //Max ta for output
13 genMin=va_arg(parameters,double); //Min ta for output
14
15 int seed = (int)time(0)+rand(); //seed for random num lib
16 stor=new StochasticLib1(seed); //Initialized the lib
17
18 sigma=0;
19
20 //Print summary of the configured parameters
21 printLog("PasteGeneratorconfiguredwith:\n");
22 printLog("\tMaxPastes=%g\n", maxOutputs);
23 printLog("\tMaxMass=%g,MinMass=%g\n", massMax, massMin);
24 printLog("\tMaxP1=%g,MinP1=%g\n", p1Max, p1Min);
25 printLog("\tMaxP2=%g,MinP2=%g\n", p2Max, p2Min);
26 printLog("\tMaxGenTA=%g,MinGenTA=%g\n", genMax, genMin);
27 printLog("\t-----\n\n");

```

Listing 3: The Initialization for the Paste Generator

The time advance (TA) routine (Listing 4), generates and returns a random double value between `genMin` and `genMax` state variable untill the configured numbers of pastes (`maxOutputs`) have been generate. Otherwise it returns the maximum allowed values for a variable of type double (`std::numeric_limits<double>::max()`).

```

1  //Time Advance (TA)
2
3  //Check if the configured number of
4  //outputs have been generated.
5  if(maxOutputs>0) {

```

¹<http://gull.sourceforge.net/dev/classStochasticLib1.html>

```

6   return sigma;
7 }
8 else {
9   return std::numeric_limits<double>::max();
10 }

```

Listing 4: The TA (Time Advance) function

The Internal Transition function (Listing 5) simply generates a random value between the configured parameter `genMin` and `genMax` and assigned to a state values, for next time advance.

```

1 //The Internal Transition
2 sigma=stor->IRandom(genMin,genMax);

```

Listing 5: The Internal Transition function for the Paste Generator

Since, **Paste Generator** has no input interface, so it has nothing in the External Transition routine.

The Output function is show in the Listing 6. A **Paste** is first created and than, its parameters are filled with random values under the configured range and then sent to the output port. Once, enough **Paste** have been generated than an **empty** output is returned.

```

1 if(maxOutputs-->0)
2 {
3   paste=new Paste();
4   paste->mass=stor->IRandom(massMin,massMax);
5   paste->p1Time=stor->IRandom(p1Min,p1Max);
6   paste->p2Time=stor->IRandom(p2Min,p2Max);
7
8   // Record in the Even Log
9   printLog("[PASTEGEN] Generated paste number \u00d with mass=\u00g, \u00
        p1Time=\u00g, \u00p2Time=\u00g\n",
10           maxOutputs, paste->mass, paste->p1Time, paste->p2Time);
11
12   return Event(paste, 0);
13 }
14 else return Event();

```

Listing 6: The Output function for the Paste Generator

2.3 Oven

The **Oven** is modeled as a bakery oven having two baking stages. Each stage has an associated per time unit cost that can be configured in PowerDEVS using the parameters configuration dialog-box shown in the Figure 3.

Listing 7, below shows the state variables and objects used by the **Oven** .

```

1 // Clock
2 double clock;
3
4 //List of waiting pastes
5 std::list <Paste*> pasteQueue;
6

```





Figure 3: **Oven** configuration parameters dialog-box in PowerDEVS IDE

```

7 Paste* bread;
8
9 //Current oven state (0, 1, 2)
10 int processState;
11
12 int processed;
13
14 double p1Cost, p2Cost, totalCost;
15 double waitingTime;
16 int sendOutput;

```

Listing 7: State variables and objects used by Oven

The code for the Initialization function of Oven is shown in Listing 8.

```

1 va_list parameters;
2 va_start(parameters,t);
3
4 p1Cost=va_arg(parameters,double);
5 p2Cost=va_arg(parameters,double);
6
7 clock=0; // Reset the clock
8 tUtilized=0; // Reset
9
10 processState=0;
11 totalCost=0;
12 sendOutput=0;
13 processed=0;
14 waitingTime=0.0;
15
16
17 printLog("Oven_Initialized_clock=%g,state=%d\n", clock,
18 processState, t);
19 printLog("\tConfigured_with_p1Cost=%g,p2Cost=%g\n
20 =====\n\n", p1Cost,
21 p2Cost);

```

Listing 8: Initialization function for Oven

```

1 double sigma;
2
3 switch(processState){
4     case 0: // We should never arrive here!
5         if(pasteQueue.empty()){
6             printLog("[OVEN]->[TA]_No_paste_to_bake,
7                 waiting_for_the_paste_INF_(state=%d)\n", processState);
8             sigma=std::numeric_limits<double>::max();
9         }
10        else sigma=pasteQueue.front()->p1Time;
11        break;
12     case 1: // processState1
13         sigma=pasteQueue.front()->p1Time;
14         break;
15     case 2: // processState2
16         sigma=pasteQueue.front()->p2Time;
17         break;
18     default: // an invalid state

```

```

18         sigma=std::numeric_limits<double>::max();
19     }
20
21     //sigma+=clock;
22     if(!t==0) printLog("[OVEN]->[TA]_clock=%g,_state=%d,_sigma=%g\n"
23         , clock, processState, sigma);
24     return sigma;

```

Listing 9: Time Advance function for Oven

```

1     int dummy;
2
3     clock+=ta(0);           //Update clock
4
5     switch(processState){
6         case 0:
7             if(!pasteQueue.empty()) dummy=1;
8             else dummy=0;
9         case 1:
10            dummy=2;
11            break;
12        case 2:
13            sendOutput=1;
14            bread = pasteQueue.front();
15            //beingBakedPaste=pasteQueue.front();
16            if(pasteQueue.empty()) { dummy=0; }
17            else {
18                dummy=1;
19            }
20            pasteQueue.pop_front();
21            break;
22    }
23    processState=dummy;
24
25    printLog("[OVEN]->[INT]_clock=%g,_New_state=%d\n", clock,
        processState);

```

Listing 10: Internal Transition function for Oven

```

1     // update the clock
2     clock += e;
3
4     if(processState==0){
5         processState=1;
6     }
7
8     pasteQueue.push_back((Paste*)x.value);
9     pasteQueue.back()-> tArrival = clock;
10
11     //beingBakedPaste =
12     printLog("[OVEN]->[EXT]_at_clock=%g,_New_paste_added.\n", clock);
13     printLog("\t[EXT]_Queue_length_is_%d.\n", pasteQueue.size());

```

Listing 11: External Transition function for Oven

```

1     if(sendOutput==1){

```

```

2
3     sendOutput=0;
4     processed++;
5
6     //Paste* bread = pasteQueue.front();
7
8     bread->tDeparture=clock;
9     bread->bakingCost = (bread->p1Time * p1Cost) + (bread->
        p2Time * p2Cost);
10    totalCost += bread->bakingCost;
11    waitingTime += bread->tDeparture-bread->tArrival;
12
13    printLog("[OVEN]->[OUTPUT]_clock=%g,_Mass=%g,_p1Time=%g,
        _p2Time=%g,_Cost=%g,_Accumulated_Cost=%g,_tArrival
        =%g,_tDepart=%g,_tWait=%g\n",
14            clock, bread->mass, bread->p1Time, bread->
        p2Time, bread->bakingCost,totalCost,
        bread->tArrival,
15            bread->tDeparture, bread->tDeparture-bread
        ->tArrival);
16
17    printLog("\t[OUTPUT]_Queue_lenght_is_%d.\n", pasteQueue.
        size());
18
19    return Event(bread, 0);
20 }
21 else{
22     return Event();
23 }

```

Listing 12: Output function for Oven

```

1 //Code executed at the end of the simulation.
2 printLog("=====OVEN=====\\n");
3 printLog("\tClock=%g", clock);
4 printLog("\tAccumulate_Cost=_%g\\n", totalCost);
5 printLog("\tAverage_Waiting_Time=_%g\\n", waitingTime/processed);
6 printLog("\tPastes_Processed=_%d\\n", processed);
7 printLog("=====\\n");

```

Listing 13: Exit function for Oven

3 Task-3 : Documentation

3.1 DEVS-Formalism

DEVS is an acronym for Discrete Event System . This is a formalism that was first introduced by Bernard Zeigler. It is used for the description of discrete event system. A DEVS model has input events which are processed to produce output events(results). Output events are influenced by input events and initial conditions of the model.Figure 4 shows a basic structure of an atomic model. An Atomic DEVS model has the following formulation;

Where

X

: set of input event values, i.e., the set of all possible values that an input event can have

Y

: set of possible output event values

S

: set of possible states values

δ_{ext}

: External state transition function

δ_{int}

: Internal state transition function

ta : Time advance Function




Figure 4: Atomic Model

3.2 DEVS-Model for Baking Oven

3.3 Simulation Tool Experiences

PowerDEVS is a general purpose software tool for DEVS modeling and simulation oriented to the simulation of hybrid systems. It allows defining atomic DEVS models in C++ language that can be then graphically coupled in hierarchical block diagrams to create more complex systems. The environment automatically translates the graphically coupled models into a C++ code which executes the simulation [1]. One of the features of PowerDEVS is the synchronization of simulation in real time operating system with real time clock, which allows the design and implementation of synchronous and asynchronous digital

controller. PowerDEVS is also efficient tool for real time simulation of physical systems when combined with continuous system simulation library. The interconnection of PowerDEVS with the numerical package Scilab is another attractive feature of PowerDEVS. The variables and functions in the workspace of Scilab can be used by PowerDEVS, and Scilab can process and analyze the result data sent from PowerDEVS. PowerDEVS is composed of various independent programs:

3.3.1 The Model Editor

It is the main program of PowerDEVS which provides graphical interface for building and managing models and library, launching simulation, editing elementary blocks up to atomic model definitions and link with other application of PowerDEVS.




Figure 5: Model Editor main window

The Model Editor main window shown in Figure 5 is used to create and open models and libraries. At the left the list of libraries can be selected and blocks can be dragged from the libraries to the models. The selected library is active and the blocks are visible under the selected library. Models and libraries can be edited in a model window with the open and new model commands. The model window in Figure 6 showing model consists of with four sub models.




Figure 6: Model Window

In the model windows the typical graphical edition facilities are provided so that blocks can be copied, resized, rotated, etc. while the connections between

different ports can be directly drawn. The edit menu or using the right button the features of each blocks either a coupled or an atomic model can be edited. The block edition window shown in Figure 7 is used to configure the graphic appearance of the block and to choose the parameters of blocks. In the case of atomic models the associated code with the DEVS model definitions, can be selected in block edition window. The values of the block parameters can be changed by double clicking on the block as shown in Figure 8 . Thus the predefined blocks are taken from the libraries and the parameter values can be changed without editing them.




Figure 7: Block Edition Window

The Coupled models have no an associated code and there are some other extra features which can be modified in block edition window and the edit menu. Various input and output ports of a coupled model are characterized by their names. The order of their appearance in the block can be changed in the edition window. Priorities can be established in edition menu of corresponding model to solve the simultaneous occurrence of event among blocks at the same submodel.

3.3.2 The Atomic Editor

The Atomic Editor facilitates the edition of C++ code corresponding to each DEVS model. The transition functions, output function, time advance, etc. for DEVS atomic models of elementary blocks are defined in it.

It can be invoked from the Edition Window to edit an existing code or to create a new one. It can be also run directly from Windows since it is a standalone application. The Atomic Editor main window is shown in Figure 9. In atomic editor the state variables, the output of the DEVS model and the variables of system parameters are only defined. Then the C++ code for time advance, transition and output functions has to be placed in the corresponding windows and when the model is saved, the code is automatically completed and stored




Figure 8: Parameter changing window




Figure 9: Atomic Editor main window

in the corresponding .cpp and .h files. The Atomic Editor was also designed to write a code which is very similar to the DEVS model definition. All the

rest of the job related to simulation and implementation topics is automatically performed by the program.

3.3.3 Structure Generator

A PowerDEVS model is defined by block diagram in dot pdm file which represent system structure and the atomic models in dot h and dot cpp files which are generated by the atomic editor. Then, the simulation is run using Quick Simulation command in the Simulation menu of the Model Editor. The Quick Simulation command performs the simulation and PowerDEVS model is converted into a standalone program that executes the simulation. The final simulation time is only asked in this command and then the simulation is executed. The conversion of the model into a simulation program is done in two steps. The Structure Generator converts the model file (.pdm) which contains all the information about the model, into a coupled DEVS specification. The Structure Generator produces a dot pds file which only contains the information about connections, location of atomic models and block parameters, etc., needed to build the simulation file. The coupling specification of the model is also converted into a formal DEVS coupling specification. As the Structure Generator is a standalone program so it can be run directly from the Simulation menu or from the command line. If it is run in that way, it produces a report in dot pds file showing the output. Figure 10 shows the out of structure generator.

```
Root-Coordinator
{
  Simulator
  {
    Path - discrete/pastq80.h
    Parameters - 5.000000e+02,1.000000e+01,2.000000e+00,5.000000e+01,1.500000e+01,2.500000e+01,2.000000e+01,1.000000e+00,1.000000e+00
  }
  Simulator
  {
    Path - sinks/ggqj05.h
    Parameters - 2.000000e+00,"set xrange (0-8192) & set grid & set title 'Plot'", "with lines title 'Pstate Arrival'", "with lines title 'Bread Arrival'", "", ""
  }
  Simulator
  {
    Path - discrete/oven.h
    Parameters - 5.000000e+01,1.000000e+00
  }
  Simulator
  {
    Path - sinks/to_disk.h
    Parameters - "Output.dat"
  }
}
EIC
{
}
EOC
{
}
IC
{
  (0,0);(2,0)
  (2,0);(3,0)
  (0,0);(1,0)
  (2,0);(1,1)
}
```

Figure 10: Structure Generator output

3.3.4 The Preprocessor

The Preprocessor translates the model editor files into structure files which contain the coupling structure and the information to build up the simulation code, links the code of the different atomic models according to the corresponding structure file and compiles it to produce a standalone executable file which simulates the system. It basically translates the .pds file into a header dot h file which binds the simulators and coordinators according to the coupling structure. The preprocessor also produces a make file which is then invoked to generate the program which executes the simulation. The Preprocessor can be invoked in a transparent way using the Quick Simulation command.

3.3.5 The Simulation Interface

The Simulation Interface (Figure 11) runs the stand alone executable files according to the structure of PowerDEVS as shown in Figure 12 and provides to change the parameters of simulation like final time, number of simulations to perform, and the simulation mode (normal simulation, timed simulation, step-by-step simulation, etc.).

3.3.6 A running instance of Scilab

It acts as a workspace, where the simulation parameters can be read and results can be exported to. This instance is a modification of Scilab 4.1.2 to support this type of operations as shown in Figure 13.

All the applications of PowerDEVS except Model Editor were programmed in C++ with the graphical libraries QT and Model Editor was only application programmed in Visual Basic. PowerDEVS can runs under a real time operating system ([3]) synchronizing the event with a realtime clock with the capability of capturing interrupts at the atomic level. PowerDEVS also allows the direct implementation of asynchronous DEVSbased Quantized State Controllers [2] on a PC.

4 Task 4 : Simulation Results

Log file listing

Paste Generator configured with:

Max Pastes=2

Max Mass=10, Min Mass=2

Max P1=50, Min P1=15

Max P2=25, Min P2=20

Max Gen TA=100, Min Gen TA=50

Oven Initialized clock=0, state=0




Figure 11: Simulation interface




Figure 12: Simulation structure of PowerDEVS

Configured with p1Cost=0.5, p2Cost=1

=====

Simulation Initialized

```

[OVEN]->[TA] No paste to bake, waiting for the paste INF (state=0)
[PASTEGEN] Generated paste number 1 with mass=3, p1Time=35, p2Time=25
[OVEN]->[EXT] at clock=0, New paste addedd.
    [EXT] Queue length is 1.
[OVEN]->[INT] clock=35, New state=2
[OVEN]->[TA] clock=35, state=2, sigma=25
  
```




Figure 13: Scilab Instance

```
[OVEN]->[INT] clock=60, New state=1
[OVEN]->[TA] clock=60, state=1, sigma=35
[PASTEGEN] Generated paste number 0 with mass=2, p1Time=29, p2Time=23
[OVEN]->[EXT] at clock=79, New paste addedd.
    [EXT] Queue length is 1.
[OVEN]->[TA] clock=79, state=1, sigma=29
[OVEN]->[OUTPUT] clock=79, Mass=3, p1Time=35, p2Time=25, Cost=42.5,
>>>>>Accumulated Cost=42.5, tArrival=0, tDepart=79, tWait=79
    [OUTPUT] Queue length is 1.
[OVEN]->[INT] clock=108, New state=2
[OVEN]->[TA] clock=108, state=2, sigma=23
[OVEN]->[INT] clock=131, New state=1
[OVEN]->[TA] clock=131, state=1, sigma=29
[OVEN]->[OUTPUT] clock=131, Mass=2, p1Time=29, p2Time=23, Cost=37.5,
>>>>>Accumulated Cost=80, tArrival=79, tDepart=131, tWait=52
    [OUTPUT] Queue length is 0.
[OVEN]->[INT] clock=160, New state=2
[OVEN]->[TA] clock=160, state=2, sigma=23
[OVEN]->[INT] clock=183, New state=0
[OVEN]->[TA] No paste to bake, waiting for the paste INF (state=0)
[OVEN]->[TA] clock=183, state=0, sigma=1.79769e+308
=====OVEN=====
Clock=183 Accumulate Cost = 80
Average Waiting Time = 65.5
Pastes Processed = 2
=====
Simulation Ended (0.008 sec)

(>>>>> indicates a continued line with the previous)
```

References

- [1] F. Bergero and E. Kofman. PowerDEVS. A Tool for Hybrid System Modeling and Real Time Simulation. *Simulation: Transactions of the Society for Modeling and Simulation International*, 87(1–2):113–132, 2011.
- [2] E. Kofman. Quantized-State Control. A Method for Discrete Event Control of Continuous Systems. *Latin American Applied Research*, 33(4):399–406, 2003.
- [3] P. Mantegazza, E. L. Dozio, and S. Papacharalambous. Rtai: Real time application interface. *Linux J.*, 2000(72es), April 2000.